universidade federal de santa catarina programa de póe-graduação ...

[9] Cw L. Wey, T. V. Chang, "Design and Analysis of VLSI-Based Parallel
Multipliers", IEE Proc., Vol. 137, Pt. E, No.4, pp. 328-336, July 1990.
[10] M. Hatamiam, G. L. Cash, "Parallel Bit-Level Pipellned VLSI Designs for
High-Speed Signal Processing", Proc. of IEEE, Vol. 75, No. 9, pp. 1192-1202,
eptember 1987.
{11] S. Y. Kung, "VLSI Array Processors", IEEE ASSP Magazine, pp. 4-22, July
1985.
[12] E. G. Friedman, J. H. Mulligan Jr., "Clock Frequency and Latency in
Synchronous Digital Systems", IEEE Trans. Signal Processing, Vol. 39, No. 4,
pp. 930-934, April 1991.
[13] E. E. Swartzlander Jr., Editor, "Systolic Signal Processing Systems",
Marcel Dekker Inc., 1987.
[14] A. Malvino, "Microcomputadores`e Microprocessadores", McGraw-Hill, 1985.
v
[15] P. R. Cappelo, K. Steiglitz, "A Note on 'Free Accumulation' in VLSI
Filter Architectures", IEEE Trans. CAS, Vol. 32, No. 3, pp. 291-296, March
1985.
[16] G. K. Ma, F. J. Taylor, “Multiplier Policies for Digital Signal
Processing", IEE ASSP Magazine, pp. 6-18, January 1990.
[17] C. Mead, L. Conway, "Introduction to VLSI Systems", Addison-Wesley
Publishing Inc. 1980. .
[18] Xilink Inc.,“ The Programmable Gate Array Data Book", 1989.
[19] H. T. Kung, “Why Systolic Architectures", IEEE Computer, Vol. 15, No. 1,
January 1982.
97