Dynamic Voltage Scaling Dissertação para obtenção do Grau de ...

Bibliografia
[1] S. Gochman, R. Ronen, I. Anati, A. Berkovits, T. Kurts, A. Naveh, A. Saeed, Z. Sperber and R. C.
Valentine, "The Intel® Pentium® M Processor: Microarchitecture and Performance," Intel®
Technology Journal, vol. 7, no. 2, Mai. 2003.
[2] “AMD PowerNow! Technology Dynamically Manages Power and Performance,” Nov. 2000.
[Online]. Available: http://support.amd.com/us/Embedded_TechDocs/24404a.pdf.
[3] D. Ernst, N. S. Kim, S. Das, S. Pant, R. Rao, T. Pham, C. Ziesler, D. Blaauw, T. Austin, K.
Flautner and T. Mudge, "Razor: A Low-Power Pipeline Based on Circuit-Level Timing
Speculation," in Microarchitecture, 2003. MICRO-36. Proceedings. 36th Annual IEEE/ACM
International Symposium on, Dez. 2003.
[4] V. Reddy, A. Krishnan, A. Marshall, J. Rodriguez, S. Natarajan, T. Rost and S. Krishnan, "Impact
of Negative Bias Temperature Instability on Digital Circuit Reliability," in Reliability Physics
Symposium Proceedings, 2002.
[5] J. Vazquez, V. Champac, A. iesemer, . eis, . emião, . Tei eira, M. antos and . Tei eira,
"Predictive Error Detection by On-line Aging Monitoring," in On-Line Testing Symposium (IOLTS),
2010.
[6] J. Semiao, J. Pachito, C. Martins, B. Jacinto, J. Vazquez, V. Champac, M. Santos, I. Teixeira and
J. Teixeira, "Aging-aware Power or Frequency Tuning with Predictive Fault Detection," in Design
& Test of Computers, 99 ed., vol. PP, IEEE, 2012.
[7] M. Khan, S. Hamdioui and F. Catthoor, "Comparative BTI Analysis in Nano-scale Circuits
Lifetime," in 4th Workshop on Design for Reliability, Paris, France, 2012.
[8] D. K. Schroder, "Negative bias temperature instability: What do we understand?,"
Microelectronics Reliability, vol. 47, no. 6, 2007.
[9] W. Wang, S. Yang, S. Bhardwaj, S. Vrudhula, F. Liu and Y. Cao, "The Impact of NBTI Effect on
Combinational Circuit: Modeling, Simulation, and Analysis," in IEEE Transactions on Very Large
Scale Integration Systems, vol. 18, Feb. 2010, pp. 173-183.
[10] S. Bhardwaj, W. Wang, R. Vattikonda, Y. Cao and a. S. Vrudhula, "Predictive Modeling of the
NBTI Effect for Reliable Design," Custom Integrated Circuits Conference, 2006. CICC '06. IEEE,
Sept. 2006.
[11] D. I. Kim, J. Kim, M. J. Kim, J. R. Moulic and H. H. Song, "System and Method for Monitoring
Reliability of a Digital System". Patent 7495519, 24 Fev 2009.
[12] C. R. Gauthier, P. R. Trivedi and G. S. Yee, "Embedded Integrated Circuit Aging Sensor
System". Patent 7054787, 30 Maio 2006.
[13] K. Kang, S. Gangwal, S. P. Park and K. Roy, "NBTI induced performance degradation in logic
and memory circuits: how effectively can we approach a reliability solution?," in Design
Automation Conference, 2008.
[14] K.-C. Wu and D. Marculescu, "Joint Logic Restructuring and Pin Reordering against NBTI-
Induced Performance Degradation," in Design, Automation & Test in Europe Conference &
Exhibition, 2009.
[15] "Digilent® Xilinx® Spartan3 XC3S400-4FT256," Digilent, Inc., [Online]. Available:
http://www.digilentinc.com/Products/Detail.cfm?Prod=S3BOARD.
49