Instruction Throughput - Nvidia

More documents

Recommendations

Info

<strong>Instruction</strong> <strong>Throughput</strong>: Summary � Analyze: © NVIDIA Corporation 2011 � Check achieved instruction throughput � Compare to HW peak (note: must take instruction mix into consideration) � Check percentage of instructions due to serialization � Optimizations: � Intrinsics, compiler options for expensive operations � Group threads that are likely to follow same execution path � Avoid SMEM bank conflicts (pad, rearrange data) 16
© NVIDIA Corporation 2011 Optimizations for Latency 17
Page 1 and 2: Instruction Limited Kernels CUDA Op
Page 3 and 4: Presentation Outline © NVIDIA Corp
Page 5 and 6: Limited by Bandwidth or Arithmetic?
Page 7 and 8: Optimizations for Instruction Throu
Page 9 and 10: Instruction Throughput: Analysis
Page 11 and 12: Serialization: Profiler Analysis
Page 13 and 14: Serialization: Analysis with Modifi
Page 15: Case Study: SMEM Bank Conflicts �
Page 19 and 20: Simplified View of Latency and Sync
Page 21 and 22: Latency: Optimization � Insuffici

Instruction Throughput - Nvidia

You also want an ePaper? Increase the reach of your titles

Delete template?

Save as template?