04.02.2013 Views

Technical Design Report Super Fragment Separator

Technical Design Report Super Fragment Separator

Technical Design Report Super Fragment Separator

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

DRAFT<br />

together. Another option is to perform full data readout with subsequent selection of suitable events.<br />

This requires efficient way of addressing data into the past, corresponding to a certain delay time.<br />

The detector system at the two locations PF4 and MF2 should provide both absolute times for a<br />

time-of-flight measurement in addition a position in horizontal direction for MF2. This can be<br />

realized using a circular ring buffer to store timestamps and positions for the detector systems.<br />

Typically one would expect some 10...20 Bytes/event information here. Given a sampling frequency<br />

of about 100 MHz this corresponds to a data rate of 1-2 GByte/s for the buffer input. A<br />

similar system has been already realized for the mass measurements at the ESR, using commercially<br />

available oscilloscopes for sampling. We want to develop a dedicated readout board using<br />

contemporary FPGA designs. The design will be an extension of the existing GSI taquila system<br />

(see NUSTAR-DAQ section). The board should be synchronized by the common time distribution<br />

system (see NUSTAR-DAQ section). It should store all channels synchronously with the<br />

time-stamp given by the sampling clock into its circular ring buffer. The relative time within the<br />

samples is then given for every hit by the ADC value form the TAC. Such, a precision of 50-100 ps<br />

can be reached for the timing information. The digital delay can then be realized by reading out the<br />

circular buffer with a certain offset of the readout pointer as the data is stored in fixed time intervals.<br />

The reduced data rate is then expected to be a few MByte/sec (given by the suppression factor to<br />

the cave) only. Apart form this option we will look for other developments for the different FAIR<br />

experiments.<br />

In order to avoid long storage times, we foresee to place this readout system in the <strong>Super</strong>-FRS<br />

DAQ electronics-room, which should be nearby the R 3 B and LEB counting rooms. In that case<br />

signal propagation and beam propagation downstream would be aligned and the trigger information<br />

could be provided directly to the readout modules, thus saving additional delay times.<br />

Standard electronics<br />

The remaining particle identification and tracking can be realized, using a conventional trigger<br />

scheme. The existing VME readout scheme will be gradually updated with the upcoming novel<br />

developments described in the NUSTAR DAQ section. In order to come up with a fast readout<br />

scheme we will investigate the possibility already to reduce the data before building events to be<br />

written to mass storage for all detector systems (e.g. tracking detectors could already deliver<br />

pre-processed positions instead of raw times). We expect about 100 words of data at a rate up to<br />

1-10 MHz corresponding to 100 MByte/sec up to 1 GByte/sec.<br />

93

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!