04.02.2013 Views

Technical Design Report Super Fragment Separator

Technical Design Report Super Fragment Separator

Technical Design Report Super Fragment Separator

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

DRAFT<br />

experiment the EXL community has already come up with detailed requests to the NUSTAR DAQ<br />

group. The EXL front-end electronics which includes the ADC will have its own Time stamp &<br />

slow control facilities. The slow control facilities will allow a level of hard and software debugging.<br />

The slow control will allow the modification of e.g. the sub-trigger, choice of pre-amplifiers and<br />

amplifiers, the shaping, the gain, discriminators, sampling, ADC functions, calibration and test<br />

sequences, cable redundancy, high voltage, and bias settings. The structure required to manage the<br />

above should, is requested from the NUSTAR DAQ system. Apart from the control aspects, also<br />

the data collection chain from the digitized data has to be implemented, where the expected data<br />

rates for both experiments are approaching the 100 MBytes/sec limit.<br />

Controls: We foresee two kinds of data from the experiments: event-wise data that is taken with<br />

the physics and control triggers and what we call slow control data, like scaler readouts, beam<br />

profiles and so on. These data are of interest for the distributed slow control system throughout the<br />

NUSTAR facility and the accelerator. For this example, profile data may be taken to generate a<br />

feedback loop in order to perform automatic beam steering, whereas scaler data can provide information<br />

on the sanity of the particular setups. Of particular interest are fast control loops based on<br />

digital signal processing techniques, that can be already implemented in FPGA based front-end<br />

readout cards, coupled to slow control processes via e.g. a on board processor. The available<br />

processing power allows for an optimization of already single detector channels on-line so that the<br />

setup time can be drastically reduced. Such systems are currently tested for pile-up rejection and<br />

correction, pulse shape discrimination and intelligent adaptive triggering.<br />

2.4.A1.1 Time and trigger distribution systems<br />

As can be seen from the above discussion one of the main infrastructures delivered by the<br />

NUSTAR DAQ framework will be a hierarchical time distribution system. Existing architectures<br />

for large scale time and trigger distribution systems are given e.g. by the TTC for LHC experiments<br />

[88], or the TCS [89,90] build for the COMPASS experiment, both at CERN. The Accelerator<br />

Division is currently working on a next generation timing system [91]. A Prototype system is<br />

available since mid 2007 and is being built by Work µ-wave GmbH. The activity was originally<br />

prompted by the requirement of the PHELIX experiment to synchronize a laser shot with the arriving<br />

pulse to a precision of 100 ps, thus the internal name "BuTiS" for 'Bunchphase Timing<br />

System'. This scope has of course widened, the objective is now to provide the timing reference for<br />

all FAIR accelerator components, and if there is interest, also the experiments. The currently<br />

available prototype system provides an absolute precision of 100 ps for the timestamps across the<br />

whole GSI site, and a timing jitter of well below 10 ps. The system is used as campus reference for<br />

standard frequencies (currently under evaluation are 200 MHz and 10 MHz) and standard time<br />

(UTC) which can be derived from a GPS based reference or a labelling of certain pulses via accelerator<br />

controls. In addition, auxiliary information channels are foreseen which will provide for<br />

example triggers for specific accelerator events.<br />

Local time-stamps: A campus wide synchronisation method allows for common timestamps<br />

between different experiments. The common clock is not enough on its own for full synchronisation<br />

- one needs to be able to correlate particular clock edges with particular values of the timestamp<br />

counters in order to start from the same timestamp value everywhere. Existing local time<br />

distribution systems like e.g. the GSI TITRIS [92] modular, which is similar to the CENTRUM<br />

built by GANIL [93] and also the proposed AGATA GTS [94], have to be adapted to allow for the<br />

157

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!