uPD780065 Subseries PUM - Renesas Electronics

CHAPTER 14 SERIAL INTERFACE (SIO1)
(2) Automatic data transmit/receive control register (ADTC0)
This register sets the automatic receive enable/disable, operating mode, strobe output enable/disable, busy
input enable/disable and displays the automatic transmit/receive execution.
ADTC0 is set with a 1-bit or 8-bit memory manipulation instruction.
RESET input sets ADTC to 00H.
Symbol
Figure 14-3. Format of Automatic Data Transmit/Receive Control Register (ADTC0)
Address: FF69H After reset: 00H R/WNote 1
7
6 5 4 3 2 1 0
ADTC0 RE0 ARLD0 ERCE0 ERR0 TRF0 STRB0 BUSY10 BUSY00
R/W
BUSY10 BUSY00
Busy input control
0 ×
Note 2
Not using busy input
1 0 Busy input enable (active high)
1 1 Busy input enable (active low)
R/W
STRB0
0
1
TRF0
Preliminary User’s Manual U13420EJ2V0UM00
R
0
1
R ERR0
0
1
R/W ERCE0
0
1
R/W ARLD0
0
1
R/W RE0
0
1
Strobe output control
Note 3
Strobe output disable
Strobe output enable
Status of automatic transmit/receive functionNote 4
Detection of termination of automatic transmission/
reception (This bit is set to 0 upon suspension of
automatic transmission/reception or when ARLD0 = 0.)
During automatic transmission/reception
(This bit is set to 1 when data is written to SIO1.)
Error detection of automatic transmit/receive
function
No error
(This bit is set to 0 when data is written to SIO1)
Error occurred
Error check control of automatic transmit/
receive function
Error check disable
Error check enable (only when BUSY10 = 1)
Operating mode selection of automatic transmit/
receive function
Single operating mode
Repetitive operating mode
Receive control of automatic transmit/receive
function
Note 5
Receive disable
Receive enable
215