29.01.2013 Views

uPD780065 Subseries PUM - Renesas Electronics

uPD780065 Subseries PUM - Renesas Electronics

uPD780065 Subseries PUM - Renesas Electronics

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

CHAPTER 11 A/D CONVERTER<br />

11.4.3 A/D converter operation mode<br />

One analog input channel is selected from among ANI0 to ANI7 by the analog input channel specification register<br />

(ADS0) and start A/D conversion.<br />

When bit 7 (ADCS0) of the A/D converter mode register (ADM0) is set to 1, A/D conversion of the voltage applied<br />

to the analog input pin specified by the analog input channel specification register (ADS0) starts.<br />

Upon the end of the A/D conversion, the conversion result is stored in the A/D conversion result register (ADCR0),<br />

and the interrupt request signal (INTAD0) is generated. After one A/D conversion operation is started and ended,<br />

the next conversion operation is immediately started. A/D conversion operations are repeated until new data is written<br />

to ADS0.<br />

If ADS0 is rewritten during A/D conversion, the converter suspends A/D conversion and A/D conversion of the<br />

newly selected analog input channel is started.<br />

If data with ADCS0 set to 0 is written to ADM0 during A/D conversion operation, the A/D conversion operation stops<br />

immediately.<br />

A/D conversion<br />

ADCR0<br />

INTAD0<br />

Remarks 1. n = 0, 1, ......, 7<br />

2. m = 0, 1, ......, 7<br />

Figure 11-6. A/D Conversion<br />

ADM0 set<br />

ADCS0 = 1 ADS0 rewrite ADCS0 = 0<br />

ANIn ANIn ANIn ANIm ANIm<br />

Conversion suspended;<br />

Conversion results are not stored<br />

ANIn ANIn ANIm<br />

Preliminary User’s Manual U13420EJ2V0UM00<br />

Stop<br />

181

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!