17.01.2013 Views

MIPS R10000 Microprocessor User's Manual - SGI TechPubs Library

MIPS R10000 Microprocessor User's Manual - SGI TechPubs Library

MIPS R10000 Microprocessor User's Manual - SGI TechPubs Library

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

System Interface Operations 133<br />

External Intervention Request Protocol<br />

Cycle<br />

SysClk<br />

Master<br />

SysReq*<br />

SysGnt*<br />

SysRel*<br />

SysCmd(11:0)<br />

SysCmdPar<br />

SysAD(63:0)<br />

SysADChk(7:0)<br />

SysVal*<br />

SysRdRdy*<br />

SysWrRdy*<br />

SysState(2:0)<br />

SysStatePar<br />

SysStateVal*<br />

SysResp(4:0)<br />

SysRespPar<br />

SysRespVal*<br />

An external agent issues an external intervention request to obtain a Shared or<br />

Exclusive copy of a secondary cache block.<br />

An external agent issues an external intervention request with a single address<br />

cycle; this address cycle consists of the following:<br />

• negating SysCmd[11]<br />

• driving a request number on SysCmd[10:8]<br />

• driving the intervention command on SysCmd[7:5]<br />

• driving the ECC check indication on SysCmd[0]<br />

• driving the target indication on SysAD[63:60]<br />

• driving the physical address on SysAD[39:0]<br />

• asserting SysVal*<br />

An external agent may only issue an external intervention request address cycle<br />

when the System interface is in slave state; typically a free request number is<br />

specified. An external agent may have as many as eight external intervention<br />

requests outstanding on the System interface at any given time.<br />

Figure 6-20 depicts three external intervention requests. Since the System<br />

interface is initially in master state, the external agent must first negate SysGnt*<br />

and then wait until the processor relinquishes mastership of the System interface<br />

by asserting SysRel*.<br />

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17<br />

P0 P0 P0 P0 P0 - EA EA EA EA EA EA EA EA EA EA EA<br />

Figure 6-20 External Intervention Request Protocol<br />

<strong>MIPS</strong> <strong>R10000</strong> <strong>Microprocessor</strong> <strong>User's</strong> <strong>Manual</strong> Version 2.0 of January 29, 1997<br />

IvnShd<br />

Adr<br />

IvnExc IvnShd<br />

Adr<br />

Adr

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!