08.01.2013 Views

PV Intern - Cadence

PV Intern - Cadence

PV Intern - Cadence

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

1.Knowledge of one of key Analog IC design areas and their architectures/applications:<br />

Data Converters; PLL's; Oscillators; Low Noise Design; RF IC building blocks<br />

2.Solid understanding of IC design technology and process/methodology in IC design solutions<br />

3.Familiar with <strong>Cadence</strong> analog and mixed-signal EDA tools is a plus<br />

2.Design Engineer – Algorithm & Architecture Engineer (Location: SH)<br />

Position Description:<br />

1.In charge of SoC Spec definition, whole chip or complex IP architecture design.<br />

2.Algorithm study, modeling and verification.<br />

Specific duties include:<br />

- Owning the IC micro-architecture, package and test platform development<br />

- Proficiency in logic design, simulation<br />

3.Excellent analytical and problem-solving skills. Quick learner-able to learn and apply technical<br />

and complex topics.<br />

4.Excellent communication skills and the uncanny ability in a cooperative team environment are<br />

required.<br />

5.Self-motivated, result-oriented, can take ownership and follow-through on tasks.<br />

Position Requirements:<br />

Essential Qualifications:<br />

1.Master or PHD degree<br />

2.Major in Micro-Electronics, Electronic Engineering, Computer Science, Information Technology,<br />

3.Mathematics, Physical or equivalent<br />

4.Ability to work effectively alone or as well as in a team.<br />

5.Essential that the individual demonstrates strong communication, verbal and written<br />

6.Requires good communication skills in English.<br />

Desirable Qualifications:<br />

1.Solid Hardware, Software and Embedded System knowledge<br />

2.Knowing ARM-based SOC design architecture, Knowing AMBA bus. Be familiar with CPU/DSP<br />

architecture.<br />

3.Knowledge of USB2.0/3.0, PCI/PCIE, HDMI, Display Port<br />

3.Design Engineer – Digital Backend Engineer (Location: SH or BJ)<br />

Position Description:<br />

1.In charge of IP and SoC physical implementation, Place & Routing for IP, ASIC, Mixed-signal<br />

Chip and SOC chips.<br />

2.HDL language Knowledge, like verilog or vhdl is necessary.<br />

3.Perl/tcl/csh, UNIX, Linux experience are plus.<br />

4.Excellent analytical and problem-solving skills. Quick learner-able to learn and apply technical<br />

and complex topics.<br />

5.Excellent communication skills and the uncanny ability in a cooperative team environment are<br />

required.<br />

6.Self-motivated, result-oriented, can take ownership and follow-through on tasks.

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!