Create successful ePaper yourself
Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.
A<br />
A<br />
B<br />
+5V<br />
+5V<br />
C144<br />
.01UF<br />
D<br />
D<br />
1DIR<br />
SHUTDOWN_BUF<br />
D<br />
D<br />
4<br />
[5]<br />
[5]<br />
[5]<br />
[5]<br />
[5]<br />
[5]<br />
[5]<br />
[5]<br />
[5]<br />
[5]<br />
[5]<br />
[5]<br />
[5]<br />
[5]<br />
[5]<br />
[5]<br />
RHEODYNE_IDRIVE_A_FPGA_OUT<br />
RHEODYNE_PHASE_DRIVE_A_FPGA_OUT<br />
RHEODYNE_VR-A-DRIVE_FPGA_OUT<br />
RHEODYNE_IDRIVE_B_FPGA_OUT<br />
RHEODYNE_PHASE_DRIVE_B_FPGA_OUT<br />
DIVERT_VALVE_RUN/_HOLD_FPGA_OUT<br />
RHEODYNE_VR-B-DRIVE_FPGA_OUT<br />
SYRINGE_IDRIVE_A_FPGA_OUT<br />
SYRINGE_PHASE_DRIVE_A_FPGA_OUT<br />
SYRINGE_VR-A-DRIVE_FPGA_OUT<br />
SYRINGE_IDRIVE_B_FPGA_OUT<br />
SYRINGE_PHASE_DRIVE_B_FPGA_OUT<br />
SYRINGE_VR-B-DRIVE_FPGA_OUT<br />
SYRN_MOTOR_RUN/_HOLD_FPGA_OUT<br />
SYRINGE_I0_A_FPGA_OUT<br />
SYRINGE_I0_B_FPGA_OUT<br />
RHEODYNE_IDRIVE_A_BUF<br />
RHEODYNE_PHASE_DRIVE_A_BUF<br />
RHEODYNE_VR-A-DRIVE_BUF<br />
RHEODYNE_IDRIVE_B_BUF<br />
RHEODYNE_PHASE_DRIVE_B_BUF<br />
DIVERT_VALVE_RUN/_HOLD_BUF<br />
RHEODYNE_VR-B-DRIVE_BUF<br />
SYRINGE_IDRIVE_A_BUF<br />
SYRINGE_PHASE_DRIVE_A_BUF<br />
SYRINGE_VR-A-DRIVE_BUF<br />
SYRINGE_IDRIVE_B_BUF<br />
SYRINGE_PHASE_DRIVE_B_BUF<br />
SYRINGE_VR-B-DRIVE_BUF<br />
SYRINGE_MOTOR_RUN/_HOLD_BUF<br />
SYRINGE_I0_A_BUF<br />
SYRINGE_I0_B_BUF<br />
[17]<br />
[17]<br />
[17]<br />
[17]<br />
[17]<br />
[17]<br />
[17]<br />
[16]<br />
[16]<br />
[16]<br />
[16]<br />
[16]<br />
[16]<br />
[16]<br />
[16]<br />
[16]<br />
4<br />
1<br />
2DIR 24<br />
1OE 48<br />
2OE 25<br />
1A1 47<br />
1A2 46<br />
1A3 44<br />
1A4 43<br />
1A5 41<br />
1A6 40<br />
1A7 38<br />
1A8 37<br />
2A1 36<br />
2A2 35<br />
2A3 33<br />
2A4 32<br />
2A5 30<br />
2A6 29<br />
2A7 27<br />
2A8 26<br />
74AHCT16245<br />
C131 C145<br />
C130<br />
.01UF<br />
.1UF .1UF<br />
2<br />
1B1<br />
3<br />
1B2<br />
5<br />
1B3<br />
6<br />
1B4<br />
8<br />
1B5<br />
9<br />
1B6<br />
11<br />
1B7<br />
12<br />
1B8<br />
13<br />
2B1<br />
14<br />
2B2<br />
16<br />
2B3<br />
17<br />
2B4<br />
19<br />
2B5<br />
20<br />
2B6<br />
22<br />
2B7<br />
23<br />
2B8<br />
+5V<br />
+5V<br />
+5V<br />
+5V<br />
D<br />
D<br />
D D<br />
1DIR<br />
PDN1<br />
"SHUTDN"<br />
1<br />
[4,16,17]<br />
[4,17,18] [2]<br />
[2]<br />
[5]<br />
[11]<br />
[11]<br />
[4]<br />
SHUTDOWN<br />
/SHUTDOWN<br />
SPI_CLK<br />
SPI_MOSI<br />
IG_30KHZ_FOR_180V_ON_FPGA_OUT<br />
/FUSED_APCI_HTR_PWR_OK<br />
/INTLK_SW_IS_CLOSED<br />
SRC_BD_CONFIG_DONE_FPGA_OUT<br />
SHUTDOWN_BUF<br />
/SHUTDOWN_BUF<br />
SPICLK_BUF_FPGA_IN<br />
/SPI_MOSI_BUF_FPGA_IN<br />
IG_30KHZ_FOR_180V_ON_BUF<br />
/FUSED_APCI_HTR_PWR_OK_FPGA_IN<br />
/INTLK_SW_IS_CLOSED_FPGA_IN<br />
SRC_BD_CONFIG_DONE_BUF<br />
[6]<br />
[4,6]<br />
[4,5,6]<br />
[13]<br />
[5]<br />
[5]<br />
[2]<br />
Digital Buffers<br />
1<br />
1<br />
2DIR 24<br />
1OE 48<br />
2OE 25<br />
1A1 47<br />
1A2 46<br />
1A3 44<br />
1A4 43<br />
1A5 41<br />
1A6 40<br />
1A7 38<br />
1A8 37<br />
2A1 36<br />
2A2 35<br />
2A3 33<br />
2A4 32<br />
2A5 30<br />
2A6 29<br />
2A7 27<br />
2A8 26<br />
C151<br />
.1UF<br />
C158<br />
.1UF<br />
C157<br />
.01UF<br />
C150<br />
.01UF<br />
R62<br />
1K R16<br />
1K<br />
D3<br />
RED LED<br />
2<br />
1B1<br />
3<br />
1B2<br />
5<br />
1B3<br />
6<br />
1B4<br />
8<br />
1B5<br />
9<br />
1B6<br />
11<br />
1B7<br />
12<br />
1B8<br />
13<br />
2B1<br />
14<br />
2B2<br />
16<br />
2B3<br />
17<br />
2B4<br />
19<br />
2B5<br />
20<br />
2B6<br />
22<br />
2B7<br />
23<br />
2B8<br />
D<br />
D<br />
D<br />
D<br />
D<br />
RP4<br />
+5V<br />
RP5<br />
+5V<br />
+5V<br />
1K Pulldowns on all buffered outputs above<br />
+5V<br />
+5V +5V<br />
R363<br />
3<br />
[5]<br />
[5]<br />
[5]<br />
[5]<br />
[5]<br />
[5]<br />
[5]<br />
[5]<br />
[5]<br />
[5]<br />
[5]<br />
[5]<br />
[5]<br />
+5V +5V<br />
C146<br />
C132<br />
.01UF<br />
.01UF<br />
D D<br />
INHIBIT_CAP_HTR_60V_FPGA_OUT<br />
ENABLE_220V_RELAY_FPGA_OUT<br />
ADS7813_DATACLK_FPGA_OUT<br />
CID_VALVE_HOLD_FPGA_OUT<br />
CID_VALVE_LEVITATE_FPGA_OUT<br />
ARGON_VALVE_HOLD_FPGA_OUT<br />
ARGON_VALVE_STRIKE_FPGA_OUT<br />
/ION_GAUGE_ON_FPGA_OUT<br />
CAPILLARY_HTR_CONT_FPGA_OUT<br />
APCI_HEATER_CONT_FPGA_OUT<br />
RHEODYNE_I0_A_FPGA_OUT<br />
RHEODYNE_I0_B_FPGA_OUT<br />
GAS_PRS_CAL_EEPROM_CS_FPGA_OUT<br />
1DIR<br />
C133 C147<br />
SHUTDOWN_BUF<br />
.1UF .1UF<br />
D<br />
D<br />
INHIBIT_CAP_HTR_60V_BUF<br />
ENABLE_220V_RELAY_BUF<br />
ADS7813_DATACLK_BUF [15]<br />
CID_VALVE_HOLD_BUF [7]<br />
CID_VALVE_LEVITATE_BUF [7]<br />
ARGON_VALVE_HOLD_BUF [7]<br />
ARGON_VALVE_STRIKE_BUF [7]<br />
/ION_GAUGE_ON_BUF<br />
CAPILLARY_HTR_CONT_BUF [10]<br />
APCI_HEATER_CONT_BUF [11]<br />
RHEODYNE_I0_A_BUF [17]<br />
RHEODYNE_I0_B_BUF [17]<br />
GAS_PRS_CAL_EEPROM_CS_BUF<br />
PDN1<br />
[4]<br />
R48<br />
1K<br />
R47<br />
10K<br />
60V_INHIBIT_BIAS [18]<br />
+5V<br />
TO OPTO-COUPLER<br />
INHIBIT CKT IN 60V PS<br />
10<br />
MODULE.<br />
(10mA typ)<br />
/INHIBIT_60V [18]<br />
MMBT4401<br />
1<br />
Q6<br />
R90<br />
TO RELAY ON INTERLOCK BD.TURNS OFF<br />
/ENABLE_220V_RELAY<br />
+5V<br />
[11] 36/28V POWER SUPPLY.<br />
301<br />
D<br />
R56<br />
MMBT4401<br />
D<br />
1<br />
Q7<br />
1K<br />
R76<br />
10K<br />
D<br />
3<br />
RP8<br />
742-163-R102CT-ND<br />
RP6<br />
742-163-R102CT-ND<br />
D<br />
ION_GAUGE_ON<br />
MMBT4401<br />
[13]<br />
2<br />
D<br />
D +5V<br />
R33<br />
2.49K<br />
1<br />
Q4<br />
2<br />
1<br />
2DIR 24<br />
1OE 48<br />
2OE 25<br />
1A1 47<br />
1A2 46<br />
1A3 44<br />
1A4 43<br />
1A5 41<br />
1A6 40<br />
1A7 38<br />
1A8 37<br />
2A1 36<br />
2A2 35<br />
2A3 33<br />
2A4 32<br />
2A5 30<br />
2A6 29<br />
2A7 27<br />
2A8 26<br />
U18<br />
74AHCT16245<br />
2<br />
1B1<br />
3<br />
1B2<br />
5<br />
1B3<br />
6<br />
1B4<br />
8<br />
1B5<br />
9<br />
1B6<br />
11<br />
1B7<br />
12<br />
1B8<br />
13<br />
2B1<br />
14<br />
2B2<br />
16<br />
2B3<br />
17<br />
2B4<br />
19<br />
2B5<br />
20<br />
2B6<br />
22<br />
2B7<br />
23<br />
2B8<br />
+5V<br />
+5V<br />
1<br />
2<br />
3<br />
4<br />
5<br />
6<br />
7<br />
8<br />
16<br />
15<br />
14<br />
13<br />
12<br />
11<br />
10<br />
9<br />
1<br />
2<br />
3<br />
4<br />
5<br />
6<br />
7<br />
8<br />
16<br />
15<br />
14<br />
13<br />
12<br />
11<br />
10<br />
9<br />
VCC1 7<br />
VCC2 18<br />
VCC3 31<br />
VCC4 42<br />
4<br />
GND1<br />
GND2<br />
10 GND3<br />
15 GND4<br />
21 GND5<br />
28 GND6<br />
34 GND7<br />
39 GND8<br />
45<br />
U25<br />
74AHCT16245<br />
RP10<br />
742-163-R102CT-ND<br />
U17<br />
VCC1 7<br />
VCC2 18<br />
VCC3 31<br />
VCC4 42<br />
4<br />
GND1<br />
GND2<br />
10 GND3<br />
15 GND4<br />
21 GND5<br />
28 GND6<br />
34 GND7<br />
39 GND8<br />
45<br />
VCC1 7<br />
VCC2 18<br />
VCC3 31<br />
VCC4 42<br />
4<br />
GND1<br />
GND2<br />
10 GND3<br />
15 GND4<br />
21 GND5<br />
28 GND6<br />
34 GND7<br />
39 GND8<br />
45<br />
742-163-R102CT-ND<br />
16 1<br />
15 2<br />
14 3<br />
13 4<br />
12 5<br />
11 6<br />
10 7<br />
9 8<br />
D<br />
D<br />
D<br />
1<br />
2<br />
3<br />
4<br />
5<br />
6<br />
7<br />
8<br />
16<br />
15<br />
14<br />
13<br />
12<br />
11<br />
10<br />
9<br />
B<br />
+5V<br />
16 1<br />
15 2<br />
14 3<br />
13 4<br />
12 5<br />
11 6<br />
10 7<br />
9 8<br />
742-163-R102CT-ND<br />
+5V<br />
+5V<br />
D<br />
D<br />
C<br />
1K Pulldowns on all active high 2A buffered<br />
outputs above.<br />
1K Pullups on all active low 2A buffered<br />
outputs above.<br />
1K Pullup on WATCHDOG_DISABLE_BUF to hold<br />
off outputs during power up and down.<br />
C<br />
3<br />
2<br />
3<br />
2<br />
3<br />
2<br />
D<br />
D<br />
D<br />
E<br />
<strong>Thermo</strong> 355 River Oaks Pkwy, San Jose, CA 95134-1991<br />
ELECTRON CORPORATION<br />
Title<br />
SCHEM, PCB, SOURCE<br />
Size<br />
B<br />
Document Number<br />
70111-91050<br />
Rev<br />
F<br />
Date: Tuesday, August 30, 2005<br />
Sheet 3 of 18<br />
E
Change language