Create successful ePaper yourself
Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.
5<br />
PAGE 9 LOCAL POWER & UNUSED FPGA PINS<br />
5<br />
4<br />
FPGA 9 OF 15 FPGA 10 OF 15 FPGA 11 OF 15<br />
FPGA 12 OF 15<br />
FPGA 15 OF 15<br />
IO81<br />
bottom left bottom right bottom right<br />
U11<br />
IO82 Y12<br />
IO833 W12<br />
IO84 V12<br />
IO85 U12<br />
IO86 Y13<br />
IO87 W13<br />
IO88 V13<br />
IO89 Y14<br />
IO90 W14<br />
IO91 Y15<br />
IO92 V14<br />
IO93 W15<br />
IO94 Y16<br />
IO95 U14<br />
IO96 V15<br />
IO97 W16<br />
IO98 Y17<br />
IO99 V16<br />
IO100 W17<br />
IO61<br />
U30-10<br />
EPF6024ABC256<br />
W5<br />
IO62 Y5<br />
IO63 V6<br />
IO64 U7<br />
IO65 W6<br />
IO66 Y6<br />
IO67 V7<br />
IO68 W7<br />
IO69 Y7<br />
IO70 V8<br />
IO71 W8<br />
IO72 Y8<br />
IO73 U9<br />
IO74 V9<br />
IO75 W9<br />
IO76 Y9<br />
IO77 W10<br />
IO78 V10<br />
IO79 Y10<br />
IO80 V11<br />
U30-9<br />
IO101<br />
EPF6024ABC256<br />
Y18<br />
IO102 U16<br />
IO103 V17<br />
IO104 W18<br />
IO105 Y19<br />
IO106 W19<br />
IO107 Y20<br />
IO108 W20<br />
IO109 V19<br />
IO110 U19<br />
IO111 U18<br />
IO112 V20<br />
IO113 U20<br />
IO114 T18<br />
IO115 T19<br />
IO116 R18<br />
IO117 P17<br />
IO118 R19<br />
IO119 R20<br />
IO120 P18<br />
U30-11<br />
EPF6024ABC256<br />
4<br />
3<br />
D D<br />
C C<br />
A-01<br />
upper left<br />
TOP<br />
1 20<br />
A<br />
A<br />
B B<br />
lower left<br />
FPGA PIN LOCATIONS<br />
TOP VIEW<br />
Y<br />
1 20<br />
Y<br />
bottom left bottom right<br />
upper right<br />
lower right<br />
IO121<br />
right hand side<br />
P19<br />
IO122 P20<br />
IO123 N18<br />
IO124 N19<br />
IO125 N20<br />
IO126 M17<br />
IO127 M18<br />
IO128 M19<br />
IO129 M20<br />
IO130 L19<br />
IO131 L18<br />
IO132 K18<br />
IO133 K17<br />
IO134 J20<br />
IO135 J18<br />
IO136 J17<br />
IO137 H20<br />
IO138 H19<br />
IO139 H18<br />
IO140 G19<br />
U30-12<br />
EPF6024ABC256<br />
A A<br />
3<br />
P-3,4,6,7,8,10,15,<br />
+5V<br />
REQUIRES HEAT SINK<br />
+5V<br />
+5V<br />
P-3,4,6,7,8,10,15,<br />
VOUT 2<br />
3<br />
VIN<br />
TAB 4<br />
U39<br />
LM1084IS-ADJ<br />
+ C133<br />
+<br />
10uF 25V tant<br />
C133<br />
10uF 25V tant<br />
DGND<br />
Ref=1.25V<br />
Iadj=55/120uA<br />
P-3,4,6,7,8,10,15, DGND<br />
P-3,4,6,7,8,10,15, DGND<br />
2<br />
FPGA LOCAL SUPPLY<br />
ADJ<br />
1<br />
2<br />
1206<br />
1206<br />
DGND<br />
R246<br />
121<br />
R245<br />
100<br />
R249<br />
100<br />
DGND<br />
+3.3V_FPGA<br />
C107<br />
+ C134<br />
0.1 50V 10uF 25V tant<br />
DGND<br />
IO181<br />
upper left<br />
B9<br />
IO182 D9<br />
IO183 A8<br />
IO184 B8<br />
IO185 C8<br />
IO186 A7<br />
IO187 B7<br />
IO188 A6<br />
IO189 C7<br />
IO190 B6<br />
IO191 A5<br />
IO192 D7<br />
IO193 C6<br />
IO194 B5<br />
IO195 A4<br />
IO196 C5<br />
IO197 B4<br />
IO198 A3<br />
IO199 D5<br />
IO200 C4<br />
U30-15<br />
EPF6024ABC256<br />
P-6,7,<br />
+3.3V_FPGA<br />
1<br />
LOCAL POWER & UNUSED FPGA PINS<br />
<strong>Thermo</strong> 355 River Oaks Pkwy, San Jose, CA 95134-1991<br />
ELECTRON CORPORATION<br />
Title<br />
Size Document Number Rev<br />
B<br />
SCH, TOP COVER BOARD<br />
97055-91040 D<br />
Date: Wednesday, July 27, 2005<br />
Sheet 9 of 17<br />
1
Change language