01.05.2017 Views

563489578934

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

Sec. 4–14 Phase-Locked Loops and Frequency Synthesizers 287<br />

As the testing signal frequency comes closer to f 0 , the beat-frequency waveform will become<br />

nonsymmetrical, in which case it will have a nonzero DC value. This DC value tends to change the<br />

frequency of the VCO to that of the input signal frequency, so that the loop will tend to lock.<br />

The pull-in range, ∆f p , where the loop acquires lock will depend on exactly how the loop filter F(f)<br />

processes the PD output to produce the VCO control signal. Furthermore, even if the input signal<br />

is within the pull-in range, it may take a fair amount of time for the loop to acquire lock, since the<br />

LPF acts as an integrator and it takes some time for the control voltage (filter output) to build up to<br />

a value large enough for locking to occur. The analysis of the pull-in phenomenon is complicated.<br />

It is actually statistical in nature, because it depends on the initial phase relationship of the input<br />

and VCO signals and on noise that is present in the circuit. Consequently, in the measurement of<br />

∆f p , several repeated trials may be needed to obtain a typical value.<br />

The locking phenomenon is not peculiar to PLL circuits, but occurs in other types of<br />

circuits as well. For example, if an external signal is injected into the output port of an oscillator<br />

(i.e., a plain oscillator, not a VCO), the oscillator signal will tend to change frequency<br />

and will eventually lock onto the frequency of the external signal if the latter is within the<br />

pull-in range of the oscillator. This phenomenon is called injection locking or synchronization<br />

of an oscillator and may be modeled by a PLL model [Couch, 1971].<br />

The PLL has numerous applications in communication systems, including (1) FM<br />

detection, (2) the generation of highly stable FM signals, (3) coherent AM detection, (4)<br />

frequency multiplication, (5) frequency synthesis, and (6) use as a building block within<br />

complicated digital systems to provide bit synchronization and data detection.<br />

Let us now find what conditions are required for the PLL to become an FM detector.<br />

Referring to Fig. 4–21, let the PLL input signal be an FM signal. That is,<br />

where<br />

or<br />

t<br />

v in (t) = A i sin cv c t + D f m(l) dl d<br />

L<br />

t<br />

u i (t) = D f m(l) dl<br />

L<br />

-q<br />

-q<br />

(4–105a)<br />

(4–105b)<br />

® i (f) =<br />

D f<br />

j2pf M(f)<br />

(4–105c)<br />

and m(t) is the baseband (e.g., audio) modulation that is to be detected. We would like to find<br />

the conditions such that the PLL output, v 2 (t), is proportional to m(t). Assume that f c is within<br />

the capture (pull-in) range of the PLL; thus, for simplicity, let f 0 = f c . Then the linearized PLL<br />

model, as shown in Fig. 4–22, can be used for analysis. Working in the frequency domain, we<br />

obtain the output<br />

V 2 (f) =<br />

aj 2pf<br />

K v<br />

bF 1 (f)<br />

F 1 (f) + ja 2pf<br />

K v K d<br />

b<br />

® i (f)

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!