01.05.2017 Views

563489578934

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Sec. 3–5 Line Codes and Spectra 181<br />

shown in Fig. 3–21. The control voltage w 3 (t) for the voltage-controlled clock (VCC) is a<br />

smoothed (averaged) version of w 2 (t). That is,<br />

w 3 (t) = 8w 2 (t)9<br />

(3–51a)<br />

where<br />

w 2 (t) = |w 1 (t + nT b -¢)| - |w 1 (t + nT b +¢)| (3–51b)<br />

(The averaging operation is needed so that the bit synchronizer will remain synchronized even<br />

if the data do not alternate for every bit interval.) If the VCC is producing clocking pulses<br />

with the optimum relative clocking time t = t 0 so that samples are taken at the maximum<br />

of the eye opening, Eq. (3–51) demonstrates that the control voltage w 3 (t) will be zero. If t<br />

is late, w 3 (t) will be a positive correction voltage, and if t is early, w 3 (t) will be negative.<br />

A positive (negative) control voltage will increase (decrease) the frequency of the VCC. Thus,<br />

the bit synchronizer will produce an output clock signal that is synchronized to the input<br />

data stream. Then w 4 (t) will be a pulse train with narrow clock pulses occurring at the time<br />

t = t + nT b , where n is any integer and t approximates t 0 , the optimum clock phase that<br />

corresponds to sampling at the maximum of the eye opening. It is interesting to realize that<br />

the early-late bit synchronizer of Fig. 3–21 has the same canonical form as the Costas carrier<br />

synchronization loop of Fig. 5–3.<br />

Unipolar, polar, and bipolar bit synchronizers will work only when there are a sufficient<br />

number of alternating 1’s and 0’s in the data. The loss of synchronization because of long<br />

strings of all 1’s or all 0’s can be prevented by adopting one of two possible alternatives. One<br />

alternative, as discussed in Chapter 1, is to use bit interleaving (i.e., scrambling). In this case,<br />

the source data with strings of 1’s or 0’s are scrambled to produce data with alternating l’s and<br />

0’s, which are transmitted over the channel by using a unipolar, polar, or bipolar line code. At<br />

the receiving end, scrambled data are first recovered by using the usual receiving techniques<br />

with bit synchronizers as just described; then the scrambled data are unscrambled. The other<br />

alternative is to use a completely different type of line code that does not require alternating<br />

data for bit synchronization. For example, Manchester NRZ encoding can be used, but it will<br />

require a channel with twice the bandwidth of that needed for a polar NRZ code.<br />

Power Spectra for Multilevel Polar NRZ Signals<br />

Multilevel signaling provides reduced bandwidth compared with binary signaling. The concept<br />

was introduced in Sec. 3–4. Here this concept will be extended and a formula for the PSD of a<br />

multilevel polar NRZ signal will be obtained. To reduce the signaling bandwidth, Fig. 3–22 shows<br />

how a binary signal is converted to a multilevel polar NRZ signal, where an -bit DAC is used to<br />

convert the binary signal with data rate R bitssec to an L = 2 -level multilevel polar NRZ signal.<br />

For example, assume that an = 3-bit DAC is used, so that L = 2 3 = 8 levels. Fig. 3–22b<br />

illustrates a typical input waveform, and Fig. 3–22c shows the corresponding eight-level multilevel<br />

output waveform, where T s is the time it takes to send one multilevel symbol. To obtain<br />

this waveform, the code shown in Table 3–5 was used. From the figure, we see that D = 1T s =<br />

1(3T b ) = R3, or, in general, the baud rate is<br />

D = R /<br />

(3–52)

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!