27.10.2015 Views

Advanced Configuration and Power Interface Specification

ACPI_6.0

ACPI_6.0

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

ACPI-Defined Devices <strong>and</strong> Device-Specific Objects<br />

9.8.2.1 IDE Controller-specific Objects<br />

9.8.2.1.1 _GTM (Get Timing Mode)<br />

This Control Method exists under each channel device object <strong>and</strong> returns the current settings for the<br />

IDE channel.<br />

Arguments:<br />

None<br />

Return Value:<br />

A Buffer containing the current IDE channel timing information block as described in Table 9-258<br />

below.<br />

_GTM returns a buffer with the following format<br />

Buffer (){<br />

PIO Speed 0<br />

DMA Speed 0<br />

PIO Speed 1<br />

DMA Speed 1<br />

Flags<br />

}<br />

//DWORD<br />

//DWORD<br />

//DWORD<br />

//DWORD<br />

//DWORD<br />

Table 9-258 GTM Method Result Codes<br />

Field Format Description<br />

PIO Speed 0 DWORD The PIO bus-cycle timing for drive 0 in nanoseconds. 0xFFFFFFFF<br />

indicates that this mode is not supported by the channel. If the chipset<br />

cannot set timing parameters independently for each drive, this field<br />

represents the timing for both drives.<br />

DMA Speed 0 DWORD The DMA bus-cycle for drive 0 timing in nanoseconds. If bit 0 of the Flags<br />

register is set, this DMA timing is for UltraDMA mode, otherwise the timing is<br />

for multi-word DMA mode. 0xFFFFFFFF indicates that this mode is not<br />

supported by the channel. If the chipset cannot set timing parameters<br />

independently for each drive, this field represents the timing for both drives.<br />

PIO Speed 1 DWORD The PIO bus-cycle timing for drive 1 in nanoseconds. 0xFFFFFFFF<br />

indicates that this mode is not supported by the channel. If the chipset<br />

cannot set timing parameters independently for each drive, this field must be<br />

0xFFFFFFFF.<br />

DMA Speed 1 DWORD The DMA bus-cycle timing for drive 1 in nanoseconds. If bit 0 of the Flags<br />

register is set, this DMA timing is for UltraDMA mode, otherwise the timing is<br />

for multi-word DMA mode. 0xFFFFFFFF indicates that this mode is not<br />

supported by the channel. If the chipset cannot set timing parameters<br />

independently for each drive, this field must be 0xFFFFFFFF.<br />

Version 6.0 511

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!