27.10.2015 Views

Advanced Configuration and Power Interface Specification

ACPI_6.0

ACPI_6.0

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

ACPI Software Programming Model<br />

Plug <strong>and</strong><br />

Play ID<br />

PNP0C0E<br />

PNP0C0F<br />

PNP0C80<br />

Description<br />

Sleep Button Device. A device controlled through an ACPI-aware driver that provides power<br />

button functionality. This device is optional.<br />

PCI Interrupt Link Device. A device that allocates an interrupt connected to a PCI interrupt<br />

pin. See Section 6., “Device <strong>Configuration</strong>,” for more details.<br />

Memory Device. This device is a memory subsystem.<br />

ACPI0001<br />

ACPI0002<br />

ACPI0003<br />

ACPI0004<br />

ACPI0005<br />

ACPI0006<br />

SMBus 1.0 Host Controller. An SMBus host controller (SMB-HC) compatible with the<br />

embedded controller-based SMB-HC interface (as specified in Section 12.9 “SMBus Host<br />

Controller <strong>Interface</strong> via Embedded Controller”) <strong>and</strong> implementing the SMBus 1.0<br />

<strong>Specification</strong>.<br />

Smart Battery Subsystem. The Smart battery Subsystem specified in Section 10, “<strong>Power</strong><br />

Source Devices.”<br />

<strong>Power</strong> Source Device. The <strong>Power</strong> Source device specified in Section 10, “<strong>Power</strong> Source<br />

Devices.” This can represent either an AC Adapter (on mobile platforms) or a fixed <strong>Power</strong><br />

Supply.<br />

Module Device. This device is a container object that acts as a bus node in a namespace. A<br />

Module Device without any of the _CRS, _PRS <strong>and</strong> _SRS methods behaves the same way<br />

as the Generic Container Devices (PNP0A05 or PNP0A06). If the Module Device contains a<br />

_CRS method, only these resources described in the _CRS are available for consumption by<br />

its child devices. Also, the Module Device can support _PRS <strong>and</strong> _SRS methods if _CRS is<br />

supported.<br />

SMBus 2.0 Host Controller. An SMBus host controller (SMB-HC compatible with the<br />

embedded controller-based SMB-HC interface (as specified in Section 12.9, “SMBus Host<br />

Controller <strong>Interface</strong> via Embedded Controller”) <strong>and</strong> implementing the SMBus 2.0<br />

<strong>Specification</strong>.<br />

GPE Block Device. This device allows a system designer to describe GPE blocks beyond<br />

the two that are described in the FADT.<br />

ACPI0007 Processor Device. This device provides an alternative to declaring processors using the<br />

Processor ASL statement. See Section 8.4, “Declaring Processors”, for more details.<br />

ACPI0008 Ambient Light Sensor Device. This device is an ambient light sensor. See Section 9.2,<br />

“Ambient Light Sensor Device”.<br />

ACPI0009<br />

ACPI000A<br />

ACPI000B<br />

ACPI000C<br />

ACPI000D<br />

ACPI000E<br />

ACPI000F<br />

ACPI0010<br />

I/OxAPIC Device. This device is an I/O unit that complies with both the APIC <strong>and</strong> SAPIC<br />

interrupt models.<br />

I/O APIC Device. This device is an I/O unit that complies with the APIC interrupt model.<br />

I/O SAPIC Device. This device is an I/O unit that complies with the SAPIC interrupt model.<br />

Processor Aggregator Device. This device provides a control point for all processors in the<br />

platform. See Section 8.5, “Processor Aggregator Device”.<br />

<strong>Power</strong> Meter Device. This device is a power meter. See Section 10.4. “<strong>Power</strong> Meters”.<br />

Time <strong>and</strong> Alarm Device. This device is a control method-based real-time clock <strong>and</strong> wake<br />

alarm. See Section 9.18. “Time <strong>and</strong> Alarm Device”.<br />

User Presence Detection Device. This device senses user presence (proximity). See<br />

Section 9.16, "User Presence Detection Device")<br />

Processor container device. Used to declare hierarchical processor topologies (See<br />

Section 8.5 “Processor Hierarchy”, <strong>and</strong> Section 8.4.3.1, “Processor Container Device”.)<br />

Version 6.0 257

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!