27.10.2015 Views

Advanced Configuration and Power Interface Specification

ACPI_6.0

ACPI_6.0

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

ACPI Software Programming Model<br />

Field<br />

Byte<br />

Length<br />

Byte<br />

Offset<br />

Description<br />

MPIDR 8 68 This fields follows the MPIDR formatting of ARM architecture.<br />

If the implements ARMv7 architecure then the format must be:<br />

Bits [63:24] Must be zero<br />

Bits [23:16] Aff2 : Match Aff2 of target processor MPIDR<br />

Bits [15:8] Aff1 : Match Aff1 of target processor MPIDR<br />

Bits [7:0] Aff0 : Match Aff0 of target processor MPIDR<br />

Processor <strong>Power</strong><br />

Efficiency Class<br />

For platforms implementing ARMv8 the format must be:<br />

Bits [63:40] Must be zero<br />

Bits [39:32] Aff3 : Match Aff3 of target processor MPIDR<br />

Bits [31:24] Must be zero<br />

Bits [23:16] Aff2 : Match Aff2 of target processor MPIDR<br />

Bits [15:8] Aff1 : Match Aff1 of target processor MPIDR<br />

Bits [7:0] Aff0 : Match Aff0 of target processor MPIDR<br />

1 76 Describes the relative power efficiency of the associated<br />

processor. Lower efficiency class numbers are more efficient than<br />

higher ones (e.g. efficiency class 0 should be treated as more<br />

efficient than efficiency class 1).<br />

However, absolute values of this number have no meaning: 2 isn't<br />

necessarily half as efficient as 1.<br />

Reserved 3 77 Must be zero.<br />

Table 5-62 GICC CPU <strong>Interface</strong> Flags<br />

GIC Flags<br />

Bit<br />

Length<br />

Bit<br />

Offset<br />

Description<br />

Enabled 1 0 If zero, this processor is unusable, <strong>and</strong> the operating system<br />

support will not attempt to use it.<br />

Performance<br />

Interrupt Mode<br />

VGIC<br />

Maintenance<br />

interrupt Mode<br />

Flags<br />

1 1 0 - Level-triggered<br />

1 - Edge-Triggered<br />

1 2 0 - Level-triggered<br />

1 - Edge-Triggered<br />

Reserved 29 3 Must be zero.<br />

Note: GICC descriptor structures are listed immediately after the Flags field in the MADT, one descriptor<br />

for each GICC, followed by one for each GICC Distributor. The Local GICC corresponding to the<br />

boot processor must be the first entry in the Interrupt Controller Structure list.<br />

5.2.12.15 GIC Distributor Structure<br />

ACPI represents all interrupts as “flat” values known as global system interrupts (GSIVs)<br />

(Section 5.2.13). On ARM, the GIC Distributor has some number of interrupt inputs corresponding<br />

Version 6.0 151

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!