Digital Systems Laboratory - Eskişehir Osmangazi Üniversitesi

More documents

Recommendations

Info

LIST OF EXPERIMENTS1. BINARY AND DECIMAL NUMBERS2. DIGITAL LOGIC GATES3. INTRODUCTION TO LOGICWORKS4. BOOLEAN ALGEBRA5. CODE CONVERSION6. ADDERS/SUBTRACTORS7. MULTIPLEXERS8. FLIP-FLOPS9. COUNTERS AND SEQUENTIAL LOGIC10. LOGIC DESIGN USING VERILOG HDL AND XILINX ISE11. COMBINATIONAL LOGIC DESIGN WITH GATE LEVEL MODELING IN HDL12. CENTRAL PROCESSING UNITThere are no laboratory classes for the experiments 2, 3, 4 and 12.ExperimentDate1 28 February-4 March 20115 7-11 March 20116 14-18 March 20117 28 March-1 April 20118 4-8 April 20119 11-15 April 201110 18-22 April 201111 25-29 April 20112
Digital Systems Laboratory 2011LIST OF THE ITEMS REQUIRED FOR THE LAB.1. Breadboard2. Integrated CircuitsIC Number Description Experiment # Quantity7400 Quadruple 2-input NAND gates 5,6,8,9 27402 Quadruple 2-input NOR gates 07404 Hex Inverter 5,6,7,9 17408 Quadruple 2-input AND gates 6,9 17410 Triple 3-input NAND gate 4 5 17420 Dual 4-input NAND gates 4 5,6 17432 Quadruple 2-input OR gates 07447 BCD-to-seven segment decoder 5,7 17476 Dual JK master-slave flip-flop 8,9 27483 4-bit binary adder 6 17485 4-bit magnitude comparator 6 17486 Quadruple 2-input XOR gates 5,6 17493 4-bit ripple counter 1 174151 8x1 multiplexer 7 174153 Dual 4x1 multiplexer 2 7 2DisplaySeven-segment LED display,common anode5,7 13
Page 1: Eskişehir Osmangazi UniversityDigi
Page 5 and 6: Digital gates in IC packages with i
Page 7 and 8: Digital Systems Laboratory 2011Lab
Page 11 and 12: Part-2: Response of Logic Gates:Con
Page 15 and 16: XI. Using the same method get a Bin
Page 19 and 20: Fig. 17 Decimal digits represented
Page 23 and 24: Design this logic circuit with mini
Page 27 and 28: Table 12Inputs Outputs Connect data
Page 29 and 30: S R Q Q’1 01 10 11 10 0In the lab
Page 33 and 34: Table 15Procedure:1. Synchronous Se
Page 37 and 38: • The Library View tab displays a
Page 39 and 40: Figure 34: New Project Dialog 2 of
Page 41 and 42: Figure 38: New Source Dialog 1 of 3
Page 43 and 44: At this point, you should end up wi
Page 45 and 46: does not, go “Back” and correct
Page 47 and 48: endmoduleAt this point, you should
Page 49 and 50: Figure 47: Modelsim Console WindowT
Page 51 and 52: The Restart dialog box appears, as
Page 53 and 54:
Keep Hierarchy: NORTL Output: YesGl
Page 55 and 56:
TIMING REPORTNOTE: THESE TIMING NUM
Page 57 and 58:
Figure 53: New Source Dialog 1 of 3
Page 59 and 60:
Figure 56: Entering Pin Location Co
Page 61 and 62:
Figure 58: Generate Programming Fil
Page 63 and 64:
• DC Power Jack, J4, at Left Cent
Page 65 and 66:
Figure 64: Placing the PROM in Bypa
Page 67 and 68:
Figure 67: Programming OptionsA pro
Page 69 and 70:
In the dialog box of Figure 70, sel
Page 71 and 72:
Figure 73: Programming OptionsA pro
Page 73 and 74:
In the following HDL description, d
Page 75:
Digital Systems Laboratory 2011Lab
show all

Digital Systems Laboratory - Eskişehir Osmangazi Üniversitesi

Create successful ePaper yourself

Delete template?

Save as template?