HX8347 - Adafruit
HX8347 - Adafruit HX8347 - Adafruit
HX8347-G(T)240RGB x 320 dot, 262K color, TFT Mobile Single Chip Driver6.30 RGB interface control register (PAGE0 -31h~R34h)DATA SHEET Preliminary V01R/WWDNC1RB7RB6 RB5 RB4 RB3 RB2 RB1 RB0* * * * * *RCM1RCM0R 1 0 0 0 0 0 0RCM1RCM0Figure 6.48: RGB interface control register (PAGE0 -31h)R/WDNCRB7RB6 RB5 RB4 RB3 RB2 RB1 RB0W1* * * * DPL HSPL VSPL EPLR 1 0 0 0 * DPL HSPL VSPL EPLFigure 6.49: RGB interface control register (PAGE0 -32h)R/WDNCRB7RB6 RB5 RB4 RB3 RB2 RB1 RB0W1HBP7 HBP6 HBP5 HBP4 HBP3 HBP2 HBP1 HBP0R 1 HBP7 HBP6 HBP5 HBP4 HBP3 HBP2 HBP1 HBP0Figure 6.50: RGB interface control register (PAGE0 -33h)R/WDNCRB7RB6 RB5 RB4 RB3 RB2 RB1 RB0W1HBP9 HBP8 VBP5 VBP4 VBP3 VBP2 VBP1 VBP0R 1 HBP9 HBP8 VBP5 VBP4 VBP3 VBP2 VBP1 VBP0Figure 6.51: RGB interface control register (PAGE0 -34h)This command is used to set RGB interface related registerRCM[1:0]: RGB and MCU interface select.RCM1 RCM0 Interface Select0 x System Interface (1)1 0 RGB Interface(1) (VS+HS+DE)1 1 RGB Interface(2) (VS+HS)Note: (1) As RCM[1:0] bit be written, the external pin RCM[1:0] control is invalid.EPL: Specify the polarity of ENABLE signal in RGB interface mode. EPL=’1’, theENABLE signal is High active; EPL=0, the ENABLE signal is Low active.EPL ENABLE pin Display image Operation0 High Enable Write data to D17-00 Low Disable Disable1 High Disable Disable1 Low Enable Write data to D17-0VSPL: The polarity of VSYNC pin. When VSPL=’0’, the VSYNC signal is Low active.When VSPL=1, the VSYNC signal is High active.Himax ConfidentialFor Go-tek OnlyThis information contained herein is the exclusive property of Himax and shall not be distributed, reproduced, or disclosedin whole or in part without prior written permission of Himax.-P.150-October, 2009
HX8347-G(T)240RGB x 320 dot, 262K color, TFT Mobile Single Chip DriverDATA SHEET Preliminary V01HSPL: The polarity of HSYNC pin. When HSPL=’0’, the HSYNC signal is Low active.When HSPL=1, the HSYNC signal is High active.DPL: The polarity of DOTCLK pin. When DPL=’0’, the data is latched by the chip onthe rising edge of DOTCLK signal. When DPL=’1’, the data is latched by the chip onthe falling edge of DOTCLK signal.HBP and VBP are used to set vertical and horizontal back porch control in RGB I/Fmode 2 (RCM[1:0]= ‘11’) (RGB I/F mode 1 is using DE signal as data enable signal)HBP[9:0]: Set the delay period from falling edge of HSYNC signal to first valid data inRGB I/F mode 2HBP[9:0]No. of Clock Cycle of DOTCLK00dSetting Inhibited01dSetting Inhibited02d 203d 304d 4: :1021d 10211022d 10221023dSetting InhibitedVBP[5:0]: Set the delay period from falling edge of VSYNC signal to first valid line inRGB I/F mode 2VBP[5:0]No. of Clock Cycle of HSYNC00dSetting Inhibited01dSetting Inhibited02d 203d 304d 4: :125d 125126d 126127dSetting InhibitedHimax ConfidentialFor Go-tek OnlyThis information contained herein is the exclusive property of Himax and shall not be distributed, reproduced, or disclosedin whole or in part without prior written permission of Himax.-P.151-October, 2009
- Page 99 and 100: HX8347-G(T)240RGB x 320 dot, 262K c
- Page 101 and 102: HX8347-G(T)240RGB x 320 dot, 262K c
- Page 103 and 104: HX8347-G(T)240RGB x 320 dot, 262K c
- Page 105 and 106: HX8347-G(T)240RGB x 320 dot, 262K c
- Page 107 and 108: HX8347-G(T)240RGB x 320 dot, 262K c
- Page 109 and 110: HX8347-G(T)240RGB x 320 dot, 262K c
- Page 111 and 112: HX8347-G(T)240RGB x 320 dot, 262K c
- Page 113 and 114: HX8347-G(T)240RGB x 320 dot, 262K c
- Page 115 and 116: HX8347-G(T)240RGB x 320 dot, 262K c
- Page 117 and 118: HX8347-G(T)240RGB x 320 dot, 262K c
- Page 119 and 120: (Hex)HX8347-G(T)240RGB x 320 dot, 2
- Page 121 and 122: HX8347-G(T)240RGB x 320 dot, 262K c
- Page 123 and 124: HX8347-G(T)240RGB x 320 dot, 262K c
- Page 125 and 126: HX8347-G(T)240RGB x 320 dot, 262K c
- Page 127 and 128: HX8347-G(T)240RGB x 320 dot, 262K c
- Page 129 and 130: HX8347-G(T)240RGB x 320 dot, 262K c
- Page 131 and 132: HX8347-G(T)240RGB x 320 dot, 262K c
- Page 133 and 134: HX8347-G(T)240RGB x 320 dot, 262K c
- Page 135 and 136: HX8347-G(T)240RGB x 320 dot, 262K c
- Page 137 and 138: HX8347-G(T)240RGB x 320 dot, 262K c
- Page 139 and 140: HX8347-G(T)240RGB x 320 dot, 262K c
- Page 141 and 142: HX8347-G(T)240RGB x 320 dot, 262K c
- Page 143 and 144: HX8347-G(T)240RGB x 320 dot, 262K c
- Page 145 and 146: HX8347-G(T)240RGB x 320 dot, 262K c
- Page 147 and 148: HX8347-G(T)240RGB x 320 dot, 262K c
- Page 149: HX8347-G(T)240RGB x 320 dot, 262K c
- Page 153 and 154: HX8347-G(T)240RGB x 320 dot, 262K c
- Page 155 and 156: HX8347-G(T)240RGB x 320 dot, 262K c
- Page 157 and 158: HX8347-G(T)240RGB x 320 dot, 262K c
- Page 159 and 160: HX8347-G(T)240RGB x 320 dot, 262K c
- Page 161 and 162: HX8347-G(T)240RGB x 320 dot, 262K c
- Page 163 and 164: HX8347-G(T)240RGB x 320 dot, 262K c
- Page 165 and 166: HX8347-G(T)240RGB x 320 dot, 262K c
- Page 167 and 168: HX8347-G(T)240RGB x 320 dot, 262K c
- Page 169 and 170: HX8347-G(T)240RGB x 320 dot, 262K c
- Page 171 and 172: HX8347-G(T)240RGB x 320 dot, 262K c
- Page 173 and 174: HX8347-G(T)240RGB x 320 dot, 262K c
- Page 175 and 176: HX8347-G(T)240RGB x 320 dot, 262K c
- Page 177 and 178: HX8347-G(T)240RGB x 320 dot, 262K c
- Page 179 and 180: HX8347-G(T)240RGB x 320 dot, 262K c
- Page 181 and 182: HX8347-G(T)240RGB x 320 dot, 262K c
- Page 183 and 184: HX8347-G(T)240RGB x 320 dot, 262K c
<strong>HX8347</strong>-G(T)240RGB x 320 dot, 262K color, TFT Mobile Single Chip DriverDATA SHEET Preliminary V01HSPL: The polarity of HSYNC pin. When HSPL=’0’, the HSYNC signal is Low active.When HSPL=1, the HSYNC signal is High active.DPL: The polarity of DOTCLK pin. When DPL=’0’, the data is latched by the chip onthe rising edge of DOTCLK signal. When DPL=’1’, the data is latched by the chip onthe falling edge of DOTCLK signal.HBP and VBP are used to set vertical and horizontal back porch control in RGB I/Fmode 2 (RCM[1:0]= ‘11’) (RGB I/F mode 1 is using DE signal as data enable signal)HBP[9:0]: Set the delay period from falling edge of HSYNC signal to first valid data inRGB I/F mode 2HBP[9:0]No. of Clock Cycle of DOTCLK00dSetting Inhibited01dSetting Inhibited02d 203d 304d 4: :1021d 10211022d 10221023dSetting InhibitedVBP[5:0]: Set the delay period from falling edge of VSYNC signal to first valid line inRGB I/F mode 2VBP[5:0]No. of Clock Cycle of HSYNC00dSetting Inhibited01dSetting Inhibited02d 203d 304d 4: :125d 125126d 126127dSetting InhibitedHimax ConfidentialFor Go-tek OnlyThis information contained herein is the exclusive property of Himax and shall not be distributed, reproduced, or disclosedin whole or in part without prior written permission of Himax.-P.151-October, 2009