- Page 2 and 3:
LITERATUREIn addition to the produc
- Page 4 and 5:
Intel Corporation makes no warranty
- Page 6 and 7:
PREFACEExternal LiteratureMany aspe
- Page 8:
Table of ContentsCHAPTER 1PageINTRO
- Page 11 and 12:
TABLE OF CONTENTSCHAPTER 9PageVIRTU
- Page 13 and 14:
TABLE OF CONTENTSLIST OF FIGURESFig
- Page 15:
Introduction to Protected 1Multitas
- Page 18 and 19:
INTRODUCTION TO PROTECTED MULTITASK
- Page 20 and 21:
inter INTRODUCTION TO PROTECTED MUL
- Page 22 and 23:
111'eI INTRODUCTION TO PROTECTED MU
- Page 24 and 25:
INTRODUCTION TO PROTECTED MULTITASK
- Page 26 and 27:
INTRODUCTION TO PROTECTED MULTITASK
- Page 29:
Using Hardware2Protection Features
- Page 32 and 33:
USING HARDWARE PROTECTION,FEATURESs
- Page 34 and 35:
interUSING HARDWARE PROTECTION FEAT
- Page 36 and 37:
USING HARDWARE PROTECTION FEATURES(
- Page 38 and 39:
USING HARDWARE PROTECTION FEATURES
- Page 40 and 41:
USING HARDWARE PROTECTION FEATUREST
- Page 42 and 43:
USING HARDWARE PROTECTION FEATURESo
- Page 44 and 45:
USING HARDWARE PROTECTION FEATURESL
- Page 46 and 47:
USING HARDWARE PROTECTION FEATUREST
- Page 48 and 49:
USING HARDWARE PROTECTION FEATURESE
- Page 50 and 51:
inl:el~USING HARDWARE PROTECTION FE
- Page 52 and 53:
IntelUSING HARDWARE PROTECTION FEAT
- Page 54 and 55:
IntelU~ING HARDWARE PROTECTION FEAT
- Page 56 and 57:
lSLDTFORMATRt;;SERV~~"O~iA~~.~ijij
- Page 59 and 60:
CHAPTER 3REAL MEMORY MANAGEMENTIn d
- Page 61 and 62:
REAL MEMORY MANAGEMENTIALLOCATEGATE
- Page 63 and 64:
interREAL MEMORY MANAGEMENTBEFOREAF
- Page 65 and 66:
REAL MEMORY MANAGEMENTGLOBAL DESCRI
- Page 67 and 68:
REAL MEMORY MANAGEMENTTable 3-1. Ac
- Page 69 and 70:
REAL MEMORY MANAGEMENTBEFOREI "FREE
- Page 71 and 72:
REAL MEMORY MANAGEMENTBEFOREI "FREE
- Page 73 and 74:
REAL MEMORY MANAGEMENTPL/M-286 COMP
- Page 75 and 76:
REAL MEMORY MANAGEMENTPL/M-286 COMP
- Page 77 and 78:
REAL MEMORY MANAGEMENTPL/M-286 COMP
- Page 79:
REAL MEMORY MANAGEMENTPL/M-286 COMP
- Page 82 and 83:
IIIIIIIIIIIIIIIIIIIIII
- Page 84 and 85:
II I telTASK MANAGEMENTCPUTASK REGI
- Page 86 and 87:
TASK MANAGEMENTIf the proc~sser, wh
- Page 88 and 89:
TASK MANAGEMENTUsually, termination
- Page 90 and 91:
TASK MANAGEMENTTASK XTSS TSS TSS TS
- Page 92 and 93: TASK MANAGEMENTSCHEDULING POLICIEST
- Page 94 and 95: TASK MANAGEMENTThe example in figur
- Page 96 and 97: TASK MANAGEMENTREADY QUEUESBY PRIOR
- Page 98 and 99: IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII
- Page 101 and 102: CHAPTER 5DATA SHARING, ALIASING, AN
- Page 103 and 104: DATA SHARING, ALIASING, AND SYNCHRO
- Page 105 and 106: interDATA SHARING, ALIASING, AND SV
- Page 107 and 108: DATA SHARING, ALIASING, AND SYNCHRO
- Page 109 and 110: DATA SHARING, ALIASING, AND SYNCHRO
- Page 111 and 112: DATA SHARING, ALIASING, AND SYNCHRO
- Page 113 and 114: DATA SHARING, ALIASING, AND SYNCHRO
- Page 115 and 116: DATA SHARING, ALIASING, AND SYNCHRO
- Page 117: DATA SHARING, ALIASING, AND SYNCHRO
- Page 121 and 122: CHAPTER 6SIGNALS AND INTERRUPTSInte
- Page 123 and 124: interSIGNALS AND INTERRUPTSlOTGOTTS
- Page 125 and 126: SIGNALS AND INTERRUPTSTable 6-1. In
- Page 127 and 128: SIGNALS AND INTERRUPTSSend interrup
- Page 129 and 130: SIGNALS AND INTERRUPTSprocedure suc
- Page 131: Handling Exception Conditions 7
- Page 134 and 135: HANDLING EXCEPTION CONDITIONSError
- Page 136 and 137: HANDLING EXCEPTION CONDITIONSAn exc
- Page 138 and 139: HANDLING EXCEPTION CONDITIONSA few
- Page 140 and 141: HANDLING EXCEPTION CONDITIONSAn ins
- Page 144 and 145: INPUT /OUTPUTOUTOUTSSTIeLILOCKoutpu
- Page 146 and 147: INPUT/OUTPUTRequirements for Parall
- Page 148 and 149: INPUT /OUTPUTAPPLICATIONDEVICE DRIV
- Page 151: Virtual Memory9
- Page 154 and 155: VIRTUAL MEMORYmay attach other mean
- Page 156 and 157: VIRTUAL MEMORY• TSSs that point t
- Page 158 and 159: VIRTUAL MEMORYSOFTWARE POLICIESA vi
- Page 160 and 161: VIRTUAL MEMORYat once. It then beco
- Page 162 and 163: IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII
- Page 164 and 165: SYSTEM INITIALIZATIONINITIALIZING F
- Page 166 and 167: iAPX286 MACRO ASSEMBLER Enter Prote
- Page 168 and 169: iAPX286MAeRJ~ASSE~BlfKLoeOBJ~nter P
- Page 170 and 171: iAPX286 "'ACRO AssiMBLEREni.or Prot
- Page 172 and 173: -"~o~
- Page 174 and 175: iAPX2~6 MACRO ASSEMBLEREnter Protec
- Page 176 and 177: iAPX286 MACR~ ASSEMBLER D:FIN= SEGM
- Page 179: Binding and Loading11
- Page 182 and 183: BINDING AND LOADINGModules are rele
- Page 184 and 185: BINDING AND LOADINGThe model behind
- Page 186 and 187: interBINDING AND LOADING• Constru
- Page 188 and 189: BINDING AND LOADING4748495051525354
- Page 190 and 191: BINDING AND LOADINGPL-O procedures
- Page 192 and 193:
infel'BINDING·AND LOADINGc. If the
- Page 194 and 195:
BINDING AND LOADINGBINDINGLOADERTAS
- Page 196 and 197:
BINDING AND LOADINGPL/M-286 COMPILE
- Page 198 and 199:
BINDING AND LOADINGPL/M-286 COMPILE
- Page 200 and 201:
BINDING AND LOADINGPL/M-286 COMPILE
- Page 202 and 203:
interBINDING AND LOADINGPL/M-286 CO
- Page 204 and 205:
BINDING AND LOADINGPL/M-286 COMPILE
- Page 206 and 207:
BINDING AND LOADINGPL/M-286 COMPILE
- Page 208 and 209:
BINDING AND LOADINGPL/M-286 COMPILE
- Page 211 and 212:
CHAPTER 12NUMERICS PROCESSOR EXTENS
- Page 213 and 214:
NUMERICS PROCESSOR EXTENSIONTable 1
- Page 215:
NUMERICS PROCESSOR EXTENSIONThe off
- Page 219 and 220:
CHAPTER 13EXTENDED PROTECTIONEven t
- Page 221 and 222:
EXTENDED PROTECTIONARPL adjusts the
- Page 223:
EXTENDED PROTECTIONSEND PRIVILEGE L
- Page 227 and 228:
GLOSSARY8254 Programmable Interval
- Page 229 and 230:
GLOSSARYCS (code segment) register:
- Page 231 and 232:
GLOSSARYhandler table: a table of s
- Page 233 and 234:
GLOSSARYmachine status word (MSW):
- Page 235 and 236:
GLOSSARYprivileged instruction: an
- Page 237 and 238:
GLOSSARYtask: a single thread of ex
- Page 239 and 240:
INDEX8089 I/O processor, 8-18254 Pr
- Page 241 and 242:
INDEX"invalid TSS" exception, 7-5 t
- Page 243:
INDEXsubsystem, 11-4swapping, 5-12,
- Page 246 and 247:
interALABAMAtA.rrow ElectroniCs, In
- Page 248 and 249:
intJINTEL EUROPEAN SALES OFFICESBEL
- Page 250:
intJU.S. SERVICE OFFICESCALIFORNIAI