Power Grid Analysis in VLSI Designs - SERC
Power Grid Analysis in VLSI Designs - SERC
Power Grid Analysis in VLSI Designs - SERC
You also want an ePaper? Increase the reach of your titles
YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.
Note that the 1 stcharacterization – IV characterization – that we did also is resistancecharacterization. This resistance varies for different value of voltages across switch so it is alsocalled non-l<strong>in</strong>ear resistance characterization.5.2.2 Current or Switch PredictionCurrent prediction is done based on simplified extracted model of block under consideration asFigure 5.6. The switch network is modeled along with its detailed connectivity and tim<strong>in</strong>gwhereas the logic connected to virtual doma<strong>in</strong> is modeled as capacitive load. Current throughswitch is predicted <strong>in</strong> <strong>in</strong>f<strong>in</strong>itesimal small time duration. The CV characteristic is applied hereas below:Current(I) =dq/dt OR dq = I dtBut dq = C * dvHence dv = I * dt / C……1……2……3VDDSwitchNetworkVoutExtractedTotal CloadFigure 5.6 <strong>Analysis</strong> model of Virtual <strong>Power</strong> NetworkEquation 3 forms the basis of Algorithm 1 described <strong>in</strong> next section. The delay between twoconsecutive switches is used to predict the charge be<strong>in</strong>g supplied by the switch to virtual power96