Power Grid Analysis in VLSI Designs - SERC
Power Grid Analysis in VLSI Designs - SERC
Power Grid Analysis in VLSI Designs - SERC
You also want an ePaper? Increase the reach of your titles
YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.
Each such armRepresents resistance…Figure 4.10 <strong>Power</strong> <strong>Grid</strong> Model<strong>in</strong>gOnce, the power grid is determ<strong>in</strong>ed along with capacitance and current source distribution, itcan be realized as matrix data structure and can be solved for comput<strong>in</strong>g voltages at desirednodes – specifically the nodes where cell components are connected as below.V * Y = IWhere V is voltage value at each node, Y is admittance or resistance of PG segment, I iscurrent that we have characterized.OR v(t) = Z * i(t) ( Z = R – jW for power network )V(w) = z(w) * i(w)73