Power Grid Analysis in VLSI Designs - SERC
Power Grid Analysis in VLSI Designs - SERC
Power Grid Analysis in VLSI Designs - SERC
Create successful ePaper yourself
Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.
characterization and use them appropriately dur<strong>in</strong>g use. (Figure 4.3) In our case, wecapture rise and fall transition together and use them for analysis, mak<strong>in</strong>g proposedapproach direction <strong>in</strong>dependent. Figure 4.8 State Dependency on cell switch<strong>in</strong>gFigure 4.8 State Dependency on cell switch<strong>in</strong>gWe also established few corollaries those will be used later <strong>in</strong> discussion.1. Slew impacts the short circuit current of the device. For multi-stage block, slew impacts1 st stage the most and the overall current waveform is unaffected due to this change.The impact varies from lo to hi when the design stages are decreas<strong>in</strong>g.2. Glitches or hazardous transitions can contribute to peak current need of the circuit.Model<strong>in</strong>g glitches <strong>in</strong> non-SPICE analysis is not trivial. It is desired that glitches arereduced by robust design practices. In this work, it is assumed that there are no glitches<strong>in</strong> the design.70