Power Grid Analysis in VLSI Designs - SERC
Power Grid Analysis in VLSI Designs - SERC
Power Grid Analysis in VLSI Designs - SERC
You also want an ePaper? Increase the reach of your titles
YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.
on the required accuracy, different look-up tables can be provided by the library designers asexpla<strong>in</strong>ed <strong>in</strong> Table 3.1.Lookup TableP<strong>in</strong>DirectionIndicesInput/OutputInput Transition OR Output load capacitanceOutputInput transition and output load capacitanceOnedimensionalTwodimensionalThreedimensionalOutputInput transition and output load capacitance of the two outputsthat have equal or opposite logic valuesTable 3.1 <strong>Power</strong> Model<strong>in</strong>g for CMOS gatesThe switch<strong>in</strong>g power is calculated <strong>in</strong> the follow<strong>in</strong>g way:∑Pswitch<strong>in</strong>g = ( VDD^2) * ( Cload(i)* A(i) * f ( i))(5)∀CellWhere Cload(i) is the capacitive load of net i. Without any physical <strong>in</strong>formation, the loadcapacitance Cload(i) is calculated us<strong>in</strong>g the wire load model of the net and the fanout of thedriv<strong>in</strong>g p<strong>in</strong>. Usually, this approach achieves relative accuracy.Apart from the approaches mentioned above, the follow<strong>in</strong>g factors are also important foraccurate power estimation.43