Power Grid Analysis in VLSI Designs - SERC
Power Grid Analysis in VLSI Designs - SERC Power Grid Analysis in VLSI Designs - SERC
In case of input 2 output timing Archf(out) = maximum(all controlling input toggle rate)In case of clock 2 output timing Archf(out) = average switching activity of clock domainFigure 2.4 shows the gate level netlist of a design called ‘simple’. Figure 2.5 shows the timingarcs which will be extracted by Prime Time – a leading industry timing analysis tool. [25]Timing arc information will be used to compute output toggle rate as explained below.Figure 2.4 Gate Level Netlist for 'simple' design36
Figure 2.5 Timing Arcs in extracted model of 'simple' designThere are combinational archs from i3 to out2 and i1 to out2. Hence, output toggle rate at out2will be controlled by the same clock as i3 or i1. In this case, we assign maximum of i3 or i1toggle rate at output pin. The other timing arch is clk2->out1. In this case, out1 will be assignedaverage switching activity of clk2.Thus using timing model information, we generate output toggle rates of memories, complexhard macros or blocks.2.4 Validation and ResultsAbove changes were incorporated into executable code and applied to ISCAS89 circuits. Theresults were compared through power estimation as discussed in next chapter.37
- Page 1: Power Grid Analysis in VLSI Designs
- Page 6 and 7: 4.4.1 Timing Information Generation
- Page 8 and 9: Figure 3 1GHz, Peak: 838.2 uW......
- Page 11 and 12: AbstractPower has become an importa
- Page 13 and 14: 1 Introduction1.1 MotivationVLSI in
- Page 15 and 16: Further, Figure 1.3 shows that ther
- Page 17 and 18: proposed in a few papers. In this t
- Page 19 and 20: • Degradation in switching speeds
- Page 21 and 22: Second, today’s design has huge P
- Page 23 and 24: Figure 1.6 Total power break up int
- Page 25 and 26: CMOSDieAcronym for Complimentary Me
- Page 27 and 28: 2 Toggle Activity Estimation2.1 Ove
- Page 29 and 30: For large T, D(x) becomes time inva
- Page 31 and 32: done hierarchically or there is reu
- Page 33 and 34: A Sample SDC file with above comman
- Page 35: Some of the care needs to be taken
- Page 39 and 40: 3 Power Estimation3.1 OverviewAccur
- Page 41 and 42: In this work, above power component
- Page 43 and 44: on the required accuracy, different
- Page 45 and 46: Based on power sensitivity and tool
- Page 47 and 48: with SPICE. Power Mill is dynamic s
- Page 49 and 50: DREPGENDREPFILE+ DATAGENFUNCTDLRAND
- Page 51 and 52: 3.4.3 Interconnect setupAll the cir
- Page 53 and 54: DesignNameIN OUT Flops Boolean(gate
- Page 55 and 56: Design TFC + Power Compiler Runtime
- Page 57 and 58: Design Name CLK Power Total Power %
- Page 59 and 60: DesignNamePowerCompilerProposedAppr
- Page 61 and 62: We can approximate the average powe
- Page 63 and 64: 4 Power Supply Noise Analysis4.1 Ov
- Page 65 and 66: to be absolutely in complete alignm
- Page 67 and 68: In this work, we have maintained te
- Page 69 and 70: Figure 4.6 Load vs. peak power for
- Page 71 and 72: 3. The temporal correlation between
- Page 73 and 74: Each such armRepresents resistance
- Page 75 and 76: Characterized data was transformed
- Page 77 and 78: Do timing analysis and based on inp
- Page 79 and 80: of any node. Alternatively frequenc
- Page 81 and 82: Cell Char @ fix frequency(10MHz in
- Page 83 and 84: We executed the flow as explained i
- Page 85 and 86: Circuit%Drop inaverage activity%Dro
In case of <strong>in</strong>put 2 output tim<strong>in</strong>g Archf(out) = maximum(all controll<strong>in</strong>g <strong>in</strong>put toggle rate)In case of clock 2 output tim<strong>in</strong>g Archf(out) = average switch<strong>in</strong>g activity of clock doma<strong>in</strong>Figure 2.4 shows the gate level netlist of a design called ‘simple’. Figure 2.5 shows the tim<strong>in</strong>garcs which will be extracted by Prime Time – a lead<strong>in</strong>g <strong>in</strong>dustry tim<strong>in</strong>g analysis tool. [25]Tim<strong>in</strong>g arc <strong>in</strong>formation will be used to compute output toggle rate as expla<strong>in</strong>ed below.Figure 2.4 Gate Level Netlist for 'simple' design36
Change language