13.07.2015 Views

Volume 3: General-Purpose and System Instructions - Stanford ...

Volume 3: General-Purpose and System Instructions - Stanford ...

Volume 3: General-Purpose and System Instructions - Stanford ...

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

AMD64 Technology 24594 Rev. 3.10 February 2005Mnemonic Opcode DescriptionADC reg/mem64, reg64 11 /r Add reg64 to reg/mem64 + CF.ADC reg8, reg/mem8 12 /r Add reg/mem8 to reg8 + CF.ADC reg16, reg/mem16 13 /r Add reg/mem16 to reg16 + CF.ADC reg32, reg/mem32 13 /r Add reg/mem32 to reg32 + CF.ADC reg64, reg/mem64 13 /r Add reg/mem64 to reg64 + CF.Related <strong>Instructions</strong>ADD, SBB, SUBrFLAGS AffectedID VIP VIF AC VM RF NT IOPL OF DF IF TF SF ZF AF PF CFExceptionsM M M M M M21 20 19 18 17 16 14 13–12 11 10 9 8 7 6 4 2 0Note: Bits 31–22, 15, 5, 3, <strong>and</strong> 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefinedflags are U.Exception RealVirtual8086 Protected Cause of ExceptionStack, #SS X X X A memory address exceeded the stack segment limit or was noncanonical.<strong>General</strong> protection,#GPX X XA memory address exceeded a data segment limit or was non-canonical.XThe destination oper<strong>and</strong> was in a non-writable segment.X A null data segment was used to reference memory.Page fault, #PF X X A page fault resulted from the execution of the instruction.Alignment check, #AC X X An unaligned memory reference was performed while alignmentchecking was enabled.66 ADC

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!