13.07.2015 Views

Volume 3: General-Purpose and System Instructions - Stanford ...

Volume 3: General-Purpose and System Instructions - Stanford ...

Volume 3: General-Purpose and System Instructions - Stanford ...

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

24594 Rev. 3.10 February 2005 AMD64 Technology• mmx/mem64—Quadword (64-bit) oper<strong>and</strong> in an MMXregister or memory.• mmx1/mem64—Quadword (64-bit) oper<strong>and</strong> in an MMXregister or memory, specified as the left-most (first) oper<strong>and</strong>in the instruction syntax.• mmx2/mem64—Quadword (64-bit) oper<strong>and</strong> in an MMXregister or memory, specified as the right-most (second)oper<strong>and</strong> in the instruction syntax.• moffset—Direct memory offset that specifies an oper<strong>and</strong> inmemory.• moffset8—Direct memory offset that specifies a byte (8-bit)oper<strong>and</strong> in memory.• moffset16—Direct memory offset that specifies a word (16-bit) oper<strong>and</strong> in memory.• moffset32—Direct memory offset that specifies adoubleword (32-bit) oper<strong>and</strong> in memory.• moffset64—Direct memory offset that specifies a quadword(64-bit) oper<strong>and</strong> in memory.• pntr16:16—Far pointer with 16-bit selector <strong>and</strong> 16-bit offset.• pntr16:32—Far pointer with 16-bit selector <strong>and</strong> 32-bit offset.• reg—Oper<strong>and</strong> of unspecified size in a GPR register.• reg8—Byte (8-bit) oper<strong>and</strong> in a GPR register.• reg16—Word (16-bit) oper<strong>and</strong> in a GPR register.• reg16/32—Word (16-bit) or doubleword (32-bit) oper<strong>and</strong> in aGPR register.• reg32—Doubleword (32-bit) oper<strong>and</strong> in a GPR register.• reg64—Quadword (64-bit) oper<strong>and</strong> in a GPR register.• reg/mem8—Byte (8-bit) oper<strong>and</strong> in a GPR register ormemory.• reg/mem16—Word (16-bit) oper<strong>and</strong> in a GPR register ormemory.• reg/mem32—Doubleword (32-bit) oper<strong>and</strong> in a GPR registeror memory.• reg/mem64—Quadword (64-bit) oper<strong>and</strong> in a GPR register ormemory.• rel8off—Signed 8-bit offset relative to the instructionpointer.Chapter 2: Instruction Overview 45

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!