13.07.2015 Views

Volume 3: General-Purpose and System Instructions - Stanford ...

Volume 3: General-Purpose and System Instructions - Stanford ...

Volume 3: General-Purpose and System Instructions - Stanford ...

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

24594 Rev. 3.10 February 2005 AMD64 TechnologyTable D-1.Instruction Subsets <strong>and</strong> CPUID Feature Sets (continued)MINSSMinimum Scalar Single-Precision Floating-PointMOV Move 3 BasicMOV CRnMOV DRnMOVAPDMOVAPSMOVDMOVDDUPMOVDQ2QMOVDQAMOVDQUMOVHLPSMOVHPDInstructionMnemonic Description CPLMove to/from ControlRegistersMove to/from DebugRegistersMove Aligned PackedDouble-PrecisionFloating-PointMove Aligned PackedSingle-PrecisionFloating-PointMove Doubleword orQuadwordMove Double-Precision<strong>and</strong> DupicateMove Quadword toQuadwordMove Aligned DoubleQuadwordMove Unaligned DoubleQuadwordMove Packed Single-Precision Floating-PointHigh to LowMove High PackedDouble-PrecisionFloating-Point300333333333<strong>General</strong>-<strong>Purpose</strong>Instruction Subset<strong>and</strong> CPUID Feature Set(s) 1128-BitMediaSSESSE2SSEMMX, SSE2 SSE2 MMXSSE3SSE2SSE2SSE2SSESSE264-BitMediaSSE2x87<strong>System</strong>BasicBasic1. Columns indicate the instruction subsets. Entries indicate the CPUID feature set(s) to which the instruction belongs.2. Mnemonic is used for two different instructions. Assemblers can distinguish them by the number <strong>and</strong> type of oper<strong>and</strong>s.Appendix D: Instruction Subsets <strong>and</strong> CPUID Feature Sets 475

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!