Volume 3: General-Purpose and System Instructions - Stanford ...
Volume 3: General-Purpose and System Instructions - Stanford ... Volume 3: General-Purpose and System Instructions - Stanford ...
AMD64 Technology 24594 Rev. 3.10 February 2005Table D-1.Instruction Subsets and CPUID Feature Sets (continued)FSTPFSTSWFloating-Point StoreStack Top and PopFloating-Point Store x87Status Word33FSUB Floating-Point Subtract 3 X87FSUBPFSUBRFSUBRPFTSTFUCOMFUCOMIInstructionMnemonic Description CPLFloating-Point Subtractand PopFloating-Point SubtractReverseFloating-Point SubtractReverse and PopFloating-Point Test withZeroFloating-PointUnordered CompareFloating-PointUnordered Compareand Set Flags333333General-PurposeInstruction Subsetand CPUID Feature Set(s) 1128-BitMedia64-BitMediax87X87X87X87X87X87X87X87X87SystemFUCOMIPFloating-PointUnordered Compareand Set Flags and Pop3X87FUCOMPFloating-PointUnordered Compareand Pop3X87FUCOMPPFloating-PointUnordered Compareand Pop Twice3X87FWAITWait for x87 Floating-Point Exceptions3X871. Columns indicate the instruction subsets. Entries indicate the CPUID feature set(s) to which the instruction belongs.2. Mnemonic is used for two different instructions. Assemblers can distinguish them by the number and type of operands.470 Appendix D: Instruction Subsets and CPUID Feature Sets
24594 Rev. 3.10 February 2005 AMD64 TechnologyTable D-1.Instruction Subsets and CPUID Feature Sets (continued)FXAM Floating-Point Examine 3 X87FXCH Floating-Point Exchange 3 X87FXRSTORFXSAVEFXTRACTRestore XMM, MMX, andx87 StateSave XMM, MMX, andx87 StateFloating-Point ExtractExponent andSignificand333FXSAVE,FXRSTORFXSAVE,FXRSTORFXSAVE,FXRSTORFXSAVE,FXRSTORFXSAVE,FXRSTORFXSAVE,FXRSTORFYL2X Floating-Point y * log2x 3 X87FYL2XP1HADDPDHADDPSFloating-Pointy * log2(x +1)Horizontal Add PackedDoubleHorizontal Add PackedSingle33SSE33 SSE3HLT Halt 0 BasicHSUBPDHSUBPSInstructionMnemonic Description CPLHorizontal SubtractPacked DoubleHorizontal SubtractPacked SingleGeneral-Purpose3 SSE33 SSE3IDIV Signed Divide 3 BasicIMUL Signed Multiply 3 BasicIN Input from Port 3 BasicINC Increment by 1 3 BasicINS Input String 3 BasicINSB Input String Byte 3 BasicInstruction Subsetand CPUID Feature Set(s) 1128-BitMedia64-BitMedia1. Columns indicate the instruction subsets. Entries indicate the CPUID feature set(s) to which the instruction belongs.2. Mnemonic is used for two different instructions. Assemblers can distinguish them by the number and type of operands.x87X87X87SystemAppendix D: Instruction Subsets and CPUID Feature Sets 471
- Page 450 and 451: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 452 and 453: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 454 and 455: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 456 and 457: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 458 and 459: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 460 and 461: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 462 and 463: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 464 and 465: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 466 and 467: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 468 and 469: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 470 and 471: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 472 and 473: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 474 and 475: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 476 and 477: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 478 and 479: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 480 and 481: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 482 and 483: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 484 and 485: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 486 and 487: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 488 and 489: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 490 and 491: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 492 and 493: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 494 and 495: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 496 and 497: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 498 and 499: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 502 and 503: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 504 and 505: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 506 and 507: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 508 and 509: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 510 and 511: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 512 and 513: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 514 and 515: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 516 and 517: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 518 and 519: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 520 and 521: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 522 and 523: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 524 and 525: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 526 and 527: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 528 and 529: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 530 and 531: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 532 and 533: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 534: AMD64 Technology 24594 Rev. 3.10 Fe
AMD64 Technology 24594 Rev. 3.10 February 2005Table D-1.Instruction Subsets <strong>and</strong> CPUID Feature Sets (continued)FSTPFSTSWFloating-Point StoreStack Top <strong>and</strong> PopFloating-Point Store x87Status Word33FSUB Floating-Point Subtract 3 X87FSUBPFSUBRFSUBRPFTSTFUCOMFUCOMIInstructionMnemonic Description CPLFloating-Point Subtract<strong>and</strong> PopFloating-Point SubtractReverseFloating-Point SubtractReverse <strong>and</strong> PopFloating-Point Test withZeroFloating-PointUnordered CompareFloating-PointUnordered Compare<strong>and</strong> Set Flags333333<strong>General</strong>-<strong>Purpose</strong>Instruction Subset<strong>and</strong> CPUID Feature Set(s) 1128-BitMedia64-BitMediax87X87X87X87X87X87X87X87X87<strong>System</strong>FUCOMIPFloating-PointUnordered Compare<strong>and</strong> Set Flags <strong>and</strong> Pop3X87FUCOMPFloating-PointUnordered Compare<strong>and</strong> Pop3X87FUCOMPPFloating-PointUnordered Compare<strong>and</strong> Pop Twice3X87FWAITWait for x87 Floating-Point Exceptions3X871. Columns indicate the instruction subsets. Entries indicate the CPUID feature set(s) to which the instruction belongs.2. Mnemonic is used for two different instructions. Assemblers can distinguish them by the number <strong>and</strong> type of oper<strong>and</strong>s.470 Appendix D: Instruction Subsets <strong>and</strong> CPUID Feature Sets
Change language