Volume 3: General-Purpose and System Instructions - Stanford ...
Volume 3: General-Purpose and System Instructions - Stanford ... Volume 3: General-Purpose and System Instructions - Stanford ...
AMD64 Technology 24594 Rev. 3.10 February 2005Table D-1.Instruction Subsets and CPUID Feature Sets (continued)FCMOVUFloating-PointConditional Move IfUnordered3X87,CMOVccFCOM Floating-Point Compare 3 X87FCOMIFCOMIPFCOMPFCOMPPFloating-Point Compareand Set FlagsFloating-Point Compareand Set Flags and PopFloating-Point Compareand PopFloating-Point Compareand Pop Twice3333FCOS Floating-Point Cosine 3 X87FDECSTPFloating-PointDecrement Stack-TopPointer3FDIV Floating-Point Divide 3 X87FDIVPFDIVRFDIVRPFEMMSFFREEFIADDInstructionMnemonic Description CPLFloating-Point Divideand PopFloating-Point DivideReverseFloating-Point DivideReverse and PopFast Enter/ExitMultimedia StateFree Floating-PointRegisterFloating-Point AddInteger to Stack Top333333General-PurposeInstruction Subsetand CPUID Feature Set(s) 1128-BitMedia64-BitMedia3DNow!x87X87X87X87X87X87X87X87X873DNow!X87X87System1. Columns indicate the instruction subsets. Entries indicate the CPUID feature set(s) to which the instruction belongs.2. Mnemonic is used for two different instructions. Assemblers can distinguish them by the number and type of operands.466 Appendix D: Instruction Subsets and CPUID Feature Sets
24594 Rev. 3.10 February 2005 AMD64 TechnologyTable D-1.Instruction Subsets and CPUID Feature Sets (continued)FICOMFICOMPFIDIVFIDIVRFILDFIMULFINCSTPFloating-Point IntegerCompareFloating-Point IntegerCompare and PopFloating-Point IntegerDivideFloating-Point IntegerDivide ReverseFloating-Point LoadIntegerFloating-Point IntegerMultiplyFloating-Point IncrementStack-Top Pointer3333333FINIT Floating-Point Initialize 3 X87FISTFISTPFISTTPFISUBFISUBRInstructionMnemonic Description CPLFloating-Point IntegerStoreFloating-Point IntegerStore and PopFloating-Point IntegerTruncate and StoreFloating-Point IntegerSubtractFloating-Point IntegerSubtract Reverse33333General-PurposeInstruction Subsetand CPUID Feature Set(s) 1128-BitMedia64-BitMediaFLD Floating-Point Load 3 X87FLD1 Floating-Point Load +1.0 3 X87x87X87X87X87X87X87X87X87X87X87SSE3X87X87System1. Columns indicate the instruction subsets. Entries indicate the CPUID feature set(s) to which the instruction belongs.2. Mnemonic is used for two different instructions. Assemblers can distinguish them by the number and type of operands.Appendix D: Instruction Subsets and CPUID Feature Sets 467
- Page 446 and 447: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 448 and 449: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 450 and 451: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 452 and 453: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 454 and 455: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 456 and 457: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 458 and 459: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 460 and 461: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 462 and 463: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 464 and 465: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 466 and 467: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 468 and 469: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 470 and 471: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 472 and 473: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 474 and 475: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 476 and 477: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 478 and 479: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 480 and 481: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 482 and 483: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 484 and 485: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 486 and 487: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 488 and 489: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 490 and 491: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 492 and 493: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 494 and 495: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 498 and 499: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 500 and 501: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 502 and 503: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 504 and 505: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 506 and 507: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 508 and 509: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 510 and 511: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 512 and 513: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 514 and 515: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 516 and 517: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 518 and 519: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 520 and 521: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 522 and 523: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 524 and 525: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 526 and 527: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 528 and 529: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 530 and 531: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 532 and 533: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 534: AMD64 Technology 24594 Rev. 3.10 Fe
AMD64 Technology 24594 Rev. 3.10 February 2005Table D-1.Instruction Subsets <strong>and</strong> CPUID Feature Sets (continued)FCMOVUFloating-PointConditional Move IfUnordered3X87,CMOVccFCOM Floating-Point Compare 3 X87FCOMIFCOMIPFCOMPFCOMPPFloating-Point Compare<strong>and</strong> Set FlagsFloating-Point Compare<strong>and</strong> Set Flags <strong>and</strong> PopFloating-Point Compare<strong>and</strong> PopFloating-Point Compare<strong>and</strong> Pop Twice3333FCOS Floating-Point Cosine 3 X87FDECSTPFloating-PointDecrement Stack-TopPointer3FDIV Floating-Point Divide 3 X87FDIVPFDIVRFDIVRPFEMMSFFREEFIADDInstructionMnemonic Description CPLFloating-Point Divide<strong>and</strong> PopFloating-Point DivideReverseFloating-Point DivideReverse <strong>and</strong> PopFast Enter/ExitMultimedia StateFree Floating-PointRegisterFloating-Point AddInteger to Stack Top333333<strong>General</strong>-<strong>Purpose</strong>Instruction Subset<strong>and</strong> CPUID Feature Set(s) 1128-BitMedia64-BitMedia3DNow!x87X87X87X87X87X87X87X87X873DNow!X87X87<strong>System</strong>1. Columns indicate the instruction subsets. Entries indicate the CPUID feature set(s) to which the instruction belongs.2. Mnemonic is used for two different instructions. Assemblers can distinguish them by the number <strong>and</strong> type of oper<strong>and</strong>s.466 Appendix D: Instruction Subsets <strong>and</strong> CPUID Feature Sets
Change language