Volume 3: General-Purpose and System Instructions - Stanford ...

More documents

Recommendations

Info

AMD64 Technology 24594 Rev. 3.10 February 2005General-Purpose InstructionsBasicInstructionsLong-ModeInstructionsSystem Instructionsx87 Instructionsx87 InstructionsMMXInstructionsAMD Extensionsto MMXInstructionsSSEInstructionsSSE3Instructions64-Bit MediaInstructions128-Bit MediaInstructionsAMD 3DNow!InstructionsAMD Extensionto3DNow!InstructionsTime of IntroductionSSE2InstructionsDashed-line boxes show instruction subsets.Circles show major CPUID feature sets.(Minor features sets are not shown.)Figure D-1.Instruction Subsets vs. CPUID Feature Sets454 Appendix D: Instruction Subsets and CPUID Feature Sets
24594 Rev. 3.10 February 2005 AMD64 TechnologyD.2 CPUID Feature SetsThe CPUID feature sets shown in Figure D-1 and listed inTable D-1 on page 457 include:• Basic Instructions—Instructions that are supported in allhardware implementations of the AMD64 architecture,except that the following instructions are implemented onlyif their associated CPUID function bit is set:- CLFLUSH, indicated by EDX bit 19 of CPUID standardfunction 1.- CMPXCHG8B, indicated by EDX bit 8 of CPUIDstandard function 1 and extended function 8000_0001h.- CMPXCHG16B, indicated by ECX bit 13 of CPUIDstandard function 1.- CMOVcc (conditional moves), indicated by EDX bit 15 ofCPUID standard function 1 and extended function8000_0001h.- RDMSR and WRMSR, indicated by EDX bit 5 of CPUIDstandard function 1 and extended function 8000_0001h.- RDTSC, indicated by EDX bit 4 of CPUID standardfunction 1 and extended function 8000_0001h.- RDTSCP, indicated by EDX bit 27 of CPUID extendedfunction 8000_0001h.- SYSCALL and SYSRET, indicated by EDX bit 11 ofCPUID extended function 8000_0001h.- SYSENTER and SYSEXIT, indicated by EDX bit 11 ofCPUID standard function 1.• x87 Instructions—Legacy floating-point instructions that usethe ST(0)–ST(7) stack registers (FPR0–FPR7 physicalregisters) and are supported if the following bits are set:- On-chip floating-point unit, indicated by EDX bit 0 ofCPUID standard function 1 and extended function8000_0001h.- FCMOVcc (conditional moves), indicated by EDX bit 15of CPUID standard function 1 and extended function8000_0001h. This bit indicates support for x87 floatingpointconditional moves (FCMOVcc) whenever the On-Chip Floating-Point Unit bit (bit 0) is also set.• MMX Instructions—Vector integer instructions that areimplemented in the MMX instruction set, use the MMXAppendix D: Instruction Subsets and CPUID Feature Sets 455
Page 2 and 3:
© 2002, 2003, 2004, 2005 Advanced
Page 4 and 5:
AMD64 Technology 24594 Rev. 3.10 Fe
Page 6 and 7:
Page 8:
Page 12 and 13:
Page 14 and 15:
AMD64 Technology 24594—Rev. 3.10
Page 16 and 17:
Page 18 and 19:
Page 20 and 21:
Page 22 and 23:
Page 24 and 25:
Page 26 and 27:
Page 28 and 29:
Page 30 and 31:
Page 32 and 33:
Page 34 and 35:
Page 36 and 37:
Page 38 and 39:
Page 40 and 41:
Page 42 and 43:
Page 44 and 45:
Page 46 and 47:
Page 48 and 49:
Page 50 and 51:
Page 52 and 53:
Page 54 and 55:
Page 56 and 57:
Page 58 and 59:
Page 60 and 61:
Page 62 and 63:
Page 64 and 65:
Page 66 and 67:
Page 68 and 69:
Page 70 and 71:
Page 72 and 73:
Page 74 and 75:
Page 76 and 77:
Page 78 and 79:
Page 80 and 81:
Page 82 and 83:
Page 84 and 85:
Page 86 and 87:
Page 88 and 89:
Page 90 and 91:
Page 92 and 93:
Page 94 and 95:
Page 96 and 97:
Page 98 and 99:
Page 100 and 101:
Page 102 and 103:
Page 104 and 105:
Page 106 and 107:
Page 108 and 109:
Page 110 and 111:
Page 112 and 113:
Page 114 and 115:
Page 116 and 117:
Page 118 and 119:
Page 120 and 121:
Page 122 and 123:
Page 124 and 125:
Page 126 and 127:
Page 128 and 129:
Page 130 and 131:
Page 132 and 133:
Page 134 and 135:
Page 136 and 137:
Page 138 and 139:
Page 140 and 141:
Page 142 and 143:
Page 144 and 145:
Page 146 and 147:
Page 148 and 149:
Page 150 and 151:
Page 152 and 153:
Page 154 and 155:
Page 156 and 157:
Page 158 and 159:
Page 160 and 161:
Page 162 and 163:
Page 164 and 165:
Page 166 and 167:
Page 168 and 169:
Page 170 and 171:
Page 172 and 173:
Page 174 and 175:
Page 176 and 177:
Page 178 and 179:
Page 180 and 181:
Page 182 and 183:
Page 184 and 185:
Page 186 and 187:
Page 188 and 189:
Page 190 and 191:
Page 192 and 193:
Page 194 and 195:
Page 196 and 197:
Page 198 and 199:
Page 200 and 201:
Page 202 and 203:
Page 204 and 205:
Page 206 and 207:
Page 208 and 209:
Page 210 and 211:
Page 212 and 213:
Page 214 and 215:
Page 216 and 217:
Page 218 and 219:
Page 220 and 221:
Page 222 and 223:
Page 224 and 225:
Page 226 and 227:
Page 228 and 229:
Page 230 and 231:
Page 232 and 233:
Page 234 and 235:
Page 236 and 237:
Page 238 and 239:
Page 240 and 241:
Page 242 and 243:
Page 244 and 245:
Page 246 and 247:
Page 248 and 249:
Page 250 and 251:
Page 252 and 253:
Page 254 and 255:
Page 256 and 257:
Page 258 and 259:
Page 260 and 261:
Page 262 and 263:
Page 264 and 265:
Page 266 and 267:
Page 268 and 269:
Page 270 and 271:
Page 272 and 273:
Page 274 and 275:
Page 276 and 277:
Page 278 and 279:
Page 280 and 281:
Page 282 and 283:
Page 284 and 285:
Page 286 and 287:
Page 288 and 289:
Page 290 and 291:
Page 292 and 293:
Page 294 and 295:
Page 296 and 297:
Page 298 and 299:
Page 300 and 301:
Page 302 and 303:
Page 304 and 305:
Page 306 and 307:
Page 308 and 309:
Page 310 and 311:
Page 312 and 313:
Page 314 and 315:
Page 316 and 317:
Page 318 and 319:
Page 320 and 321:
Page 322 and 323:
Page 324 and 325:
Page 326 and 327:
Page 328 and 329:
Page 330 and 331:
Page 332 and 333:
Page 334 and 335:
Page 336 and 337:
Page 338 and 339:
Page 340 and 341:
Page 342 and 343:
Page 344 and 345:
Page 346 and 347:
Page 348 and 349:
Page 350 and 351:
Page 352 and 353:
Page 354 and 355:
Page 356 and 357:
Page 358 and 359:
Page 360 and 361:
Page 362 and 363:
Page 364 and 365:
Page 366 and 367:
Page 368 and 369:
Page 370 and 371:
Page 372 and 373:
Page 374 and 375:
Page 376 and 377:
Page 378 and 379:
Page 380 and 381:
Page 382 and 383:
Page 384 and 385:
Page 386 and 387:
Page 388 and 389:
Page 390 and 391:
Page 392 and 393:
Page 394 and 395:
Page 396 and 397:
Page 398 and 399:
Page 400 and 401:
Page 402 and 403:
Page 404 and 405:
Page 406 and 407:
Page 408 and 409:
Page 410 and 411:
Page 412 and 413:
Page 414 and 415:
Page 416 and 417:
Page 418 and 419:
Page 420 and 421:
Page 422 and 423:
Page 424 and 425:
Page 426 and 427:
Page 428 and 429:
Page 430 and 431:
Page 432 and 433:
Page 434 and 435: AMD64 Technology 24594 Rev. 3.10 Fe
Page 534:
show all

Volume 3: General-Purpose and System Instructions - Stanford ...

Create successful ePaper yourself

Delete template?

Save as template?