13.07.2015 Views

Volume 3: General-Purpose and System Instructions - Stanford ...

Volume 3: General-Purpose and System Instructions - Stanford ...

Volume 3: General-Purpose and System Instructions - Stanford ...

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

AMD64 Technology 24594 Rev. 3.10 February 2005STRStore Task RegisterStores the task register (TR) selector to a register or memory destination oper<strong>and</strong>.If the destination is a register, the selector is zero-extended into a 16-, 32-, or 64-bitgeneral purpose register, depending on the oper<strong>and</strong> size.If the destination is a memory location, the segment selector is written to memory as a16-bit value, regardless of oper<strong>and</strong> size.The STR instruction can only be used in protected mode, but it can be used at anyprivilege level.Mnemonic Opcode DescriptionSTR reg16 0F 00 /1 Store the segment selector from the task register to a 16-bit generalpurposeregister.STR reg32 0F 00 /1 Store the segment selector from the task register to a 32-bit generalpurposeregister.STR reg64 0F 00 /1 Store the segment selector from the task register to a 64-bit generalpurposeregister.STR mem16 0F 00 /1 Store the segment selector from the task register to a 16-bit memorylocation.Related <strong>Instructions</strong>LGDT, LIDT, LLDT, LTR, SIDT, SGDT, SLDTrFLAGS AffectedNone350 STR

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!