Volume 3: General-Purpose and System Instructions - Stanford ...
Volume 3: General-Purpose and System Instructions - Stanford ... Volume 3: General-Purpose and System Instructions - Stanford ...
AMD64 Technology 24594 Rev. 3.10 February 2005ExceptionGeneral protection,#GPRealVirtual8086 Protected Cause of ExceptionX X XA memory address exceeded a data segment limit or was noncanonical.XThe destination operand was in a non-writable segment.X A null data segment was used to reference memory.Page fault, #PF X X A page fault resulted from the execution of the instruction.Alignment check, #AC X X An unaligned memory reference was performed while alignmentchecking was enabled.344 SIDT
24594 Rev. 3.10 February 2005 AMD64 TechnologySLDTStore Local Descriptor Table RegisterStores the local descriptor table (LDT) selector to a register or memory destinationoperand.If the destination is a register, the selector is zero-extended into a 16-, 32-, or 64-bitgeneral purpose register, depending on operand size.If the destination operand is a memory location, the segment selector is written tomemory as a 16-bit value, regardless of operand size.This SLDT instruction can only be used in protected mode, but it can be executed atany privilege level.Mnemonic Opcode DescriptionSLDT reg16 0F 00 /0 Store the segment selector from the local descriptor tableregister to a 16-bit register.SLDT reg32 0F 00 /0 Store the segment selector from the local descriptor tableregister to a 32-bit register.SLDT reg64 0F 00 /0 Store the segment selector from the local descriptor tableregister to a 64-bit register.SLDT mem16 0F 00 /0 Store the segment selector from the local descriptor tableregister to a 16-bit memory location.Related InstructionsSIDT, SGDT, STR, LIDT, LGDT, LLDT, LTRrFLAGS AffectedNoneSLDT 345
- Page 324 and 325: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 326 and 327: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 328 and 329: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 330 and 331: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 332 and 333: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 334 and 335: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 336 and 337: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 338 and 339: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 340 and 341: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 342 and 343: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 344 and 345: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 346 and 347: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 348 and 349: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 350 and 351: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 352 and 353: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 354 and 355: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 356 and 357: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 358 and 359: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 360 and 361: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 362 and 363: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 364 and 365: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 366 and 367: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 368 and 369: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 370 and 371: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 372 and 373: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 376 and 377: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 378 and 379: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 380 and 381: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 382 and 383: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 384 and 385: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 386 and 387: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 388 and 389: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 390 and 391: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 392 and 393: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 394 and 395: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 396 and 397: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 398 and 399: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 400 and 401: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 402 and 403: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 404 and 405: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 406 and 407: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 408 and 409: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 410 and 411: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 412 and 413: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 414 and 415: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 416 and 417: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 418 and 419: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 420 and 421: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 422 and 423: AMD64 Technology 24594 Rev. 3.10 Fe
24594 Rev. 3.10 February 2005 AMD64 TechnologySLDTStore Local Descriptor Table RegisterStores the local descriptor table (LDT) selector to a register or memory destinationoper<strong>and</strong>.If the destination is a register, the selector is zero-extended into a 16-, 32-, or 64-bitgeneral purpose register, depending on oper<strong>and</strong> size.If the destination oper<strong>and</strong> is a memory location, the segment selector is written tomemory as a 16-bit value, regardless of oper<strong>and</strong> size.This SLDT instruction can only be used in protected mode, but it can be executed atany privilege level.Mnemonic Opcode DescriptionSLDT reg16 0F 00 /0 Store the segment selector from the local descriptor tableregister to a 16-bit register.SLDT reg32 0F 00 /0 Store the segment selector from the local descriptor tableregister to a 32-bit register.SLDT reg64 0F 00 /0 Store the segment selector from the local descriptor tableregister to a 64-bit register.SLDT mem16 0F 00 /0 Store the segment selector from the local descriptor tableregister to a 16-bit memory location.Related <strong>Instructions</strong>SIDT, SGDT, STR, LIDT, LGDT, LLDT, LTRrFLAGS AffectedNoneSLDT 345
Change language