Volume 3: General-Purpose and System Instructions - Stanford ...
Volume 3: General-Purpose and System Instructions - Stanford ... Volume 3: General-Purpose and System Instructions - Stanford ...
AMD64 Technology 24594 Rev. 3.10 February 2005ExceptionsException RealVirtual8086 Protected Cause of ExceptionInvalid opcode, #UD X X X The RDTSCP instruction is not supported, as indicated by EDX bit 27returned by CPUID extended function 8000_0001h.General protection, #GP X X CPL was not 0 and CR4.TSD = 1.338 RDTSCP
24594 Rev. 3.10 February 2005 AMD64 TechnologyRSMResume from System Management ModeResumes an operating system or application procedure previously interrupted by asystem management interrupt (SMI). The processor state is restored from theinformation saved when the SMI was taken. If the processor detects invalid stateinformation in the system management mode (SMM) save area during RSM, it goesinto a shutdown state.RSM will shutdown if any of the following conditions are found in the save map (SSM):• An illegal combination of flags in CR0 (CR0.PG = 1 and CR0.PE = 0, or CR0.NW =1 and CR0.CD = 0).• A reserved bit in CR0, CR3, CR4, DR6, DR7, or the extended feature enable register(EFER) is set to 1.• The following bit combination occurs: EFER.LME = 1, CR0.PG = 1, CR4.PAE = 0.• The following bit combination occurs: EFER.LME = 1, CR0.PG = 1, CR4.PAE = 1,CS.D = 1, CS.L = 1.• SMM revision field has been modified.The AMD64 architecture uses a new 64-bit SMM state-save memory image. This 64-bitsave-state map is used in all modes, regardless of mode. See “System-ManagementMode” in Volume 2 for details.Mnemonic Opcode DescriptionRSM 0F AA Resume operation of an interrupted program.Related InstructionsNoneRSM 339
- Page 318 and 319: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 320 and 321: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 322 and 323: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 324 and 325: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 326 and 327: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 328 and 329: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 330 and 331: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 332 and 333: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 334 and 335: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 336 and 337: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 338 and 339: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 340 and 341: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 342 and 343: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 344 and 345: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 346 and 347: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 348 and 349: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 350 and 351: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 352 and 353: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 354 and 355: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 356 and 357: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 358 and 359: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 360 and 361: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 362 and 363: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 364 and 365: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 366 and 367: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 370 and 371: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 372 and 373: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 374 and 375: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 376 and 377: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 378 and 379: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 380 and 381: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 382 and 383: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 384 and 385: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 386 and 387: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 388 and 389: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 390 and 391: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 392 and 393: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 394 and 395: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 396 and 397: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 398 and 399: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 400 and 401: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 402 and 403: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 404 and 405: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 406 and 407: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 408 and 409: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 410 and 411: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 412 and 413: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 414 and 415: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 416 and 417: AMD64 Technology 24594 Rev. 3.10 Fe
24594 Rev. 3.10 February 2005 AMD64 TechnologyRSMResume from <strong>System</strong> Management ModeResumes an operating system or application procedure previously interrupted by asystem management interrupt (SMI). The processor state is restored from theinformation saved when the SMI was taken. If the processor detects invalid stateinformation in the system management mode (SMM) save area during RSM, it goesinto a shutdown state.RSM will shutdown if any of the following conditions are found in the save map (SSM):• An illegal combination of flags in CR0 (CR0.PG = 1 <strong>and</strong> CR0.PE = 0, or CR0.NW =1 <strong>and</strong> CR0.CD = 0).• A reserved bit in CR0, CR3, CR4, DR6, DR7, or the extended feature enable register(EFER) is set to 1.• The following bit combination occurs: EFER.LME = 1, CR0.PG = 1, CR4.PAE = 0.• The following bit combination occurs: EFER.LME = 1, CR0.PG = 1, CR4.PAE = 1,CS.D = 1, CS.L = 1.• SMM revision field has been modified.The AMD64 architecture uses a new 64-bit SMM state-save memory image. This 64-bitsave-state map is used in all modes, regardless of mode. See “<strong>System</strong>-ManagementMode” in <strong>Volume</strong> 2 for details.Mnemonic Opcode DescriptionRSM 0F AA Resume operation of an interrupted program.Related <strong>Instructions</strong>NoneRSM 339
Change language