13.07.2015 Views

Volume 3: General-Purpose and System Instructions - Stanford ...

Volume 3: General-Purpose and System Instructions - Stanford ...

Volume 3: General-Purpose and System Instructions - Stanford ...

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

AMD64 Technology 24594 Rev. 3.10 February 2005RDPMCRead Performance-Monitoring CounterLoads the contents of a 64-bit performance counter register (PerfCtrn) specified inthe ECX register into registers EDX:EAX. The EDX register receives the high-order32 bits <strong>and</strong> the EAX register receives the low order 32 bits. The RDPMC instructionignores oper<strong>and</strong> size; ECX always holds the number of the PerfCtr, <strong>and</strong> EDX:EAXholds the data.The AMD64 architecture currently supports four performance counters: PerfCtr0through PerfCtr3. To specify the performance counter number in ECX, specify thecounter number (0000_0000h–0000_0003h), rather than the performance counterMSR address (C001_0004h–C001_0007h).Programs running at any privilege level can read performance monitor counters if thePCE flag in CR4 is set to 1; otherwise this instruction must be executed at a privilegelevel of 0.This instruction is not serializing. Therefore, there is no guarantee that all instructionshave completed at the time the performance counter is read.For more information about performance-counter registers, see the documentation forvarious hardware implementations <strong>and</strong> “Performance Counters” in <strong>Volume</strong> 2.Mnemonic Opcode DescriptionRDPMC 0F 33 Copy the performance monitor counter specified by ECXinto EDX:EAX.Related <strong>Instructions</strong>RDMSR, WRMSRrFLAGS AffectedNone334 RDPMC

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!