Volume 3: General-Purpose and System Instructions - Stanford ...
Volume 3: General-Purpose and System Instructions - Stanford ... Volume 3: General-Purpose and System Instructions - Stanford ...
AMD64 Technology 24594 Rev. 3.10 February 2005MOVDMove Doubleword or QuadwordMoves a 32-bit or 64-bit value in one of the following ways:• from a 32-bit or 64-bit general-purpose register or memory location to the loworder32 or 64 bits of an XMM register, with zero-extension to 128 bits• from the low-order 32 or 64 bits of an XMM to a 32-bit or 64-bit general-purposeregister or memory location• from a 32-bit or 64-bit general-purpose register or memory location to the loworder32 bits (with zero-extension to 64 bits) or the full 64 bits of an MMX register• from the low-order 32 or the full 64 bits of an MMX register to a 32-bit or 64-bitgeneral-purpose register or memory locationMnemonic Opcode DescriptionMOVD xmm, reg/mem32 66 0F 6E /rMOVD xmm, reg/mem64 66 0F 6E /rMOVD reg/mem32, xmm 66 0F 7E /rMOVD reg/mem64, xmm 66 0F 7E /rMOVD mmx, reg/mem32 0F 6E /rMOVD mmx, reg/mem64 0F 6E /rMOVD reg/mem32, mmx 0F 7E /rMOVD reg/mem64, mmx 0F 7E /rMove 32-bit value from a general-purpose register or 32-bitmemory location to an XMM register.Move 64-bit value from a general-purpose register or 64-bitmemory location to an XMM register.Move 32-bit value from an XMM register to a 32-bit generalpurposeregister or memory location.Move 64-bit value from an XMM register to a 64-bit generalpurposeregister or memory location.Move 32-bit value from a general-purpose register or 32-bitmemory location to an MMX register.Move 64-bit value from a general-purpose register or 64-bitmemory location to an MMX register.Move 32-bit value from an MMX register to a 32-bit generalpurposeregister or memory location.Move 64-bit value from an MMX register to a 64-bit generalpurposeregister or memory location.The diagrams in Figure 3-7 on page 197 illustrate the operation of the MOVDinstruction.196 MOVD
24594 Rev. 3.10 February 2005 AMD64 Technologyxmm127 32 31 00reg/mem32310xmm127 64 63 00reg/mem6463 0All operationsare "copy"reg/mem3231 0with REX prefixxmm127 32 310reg/mem6463 0xmm127 64 63 0mmx63 32 3100with REX prefixreg/mem32310mmx63 0reg/mem6463 0reg/mem3231 0with REX prefixmmx63 32 31 0reg/mem6463 0mmx63 0with REX prefixmovd.epsFigure 3-7.MOVD Instruction OperationMOVD 197
- Page 176 and 177: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 178 and 179: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 180 and 181: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 182 and 183: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 184 and 185: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 186 and 187: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 188 and 189: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 190 and 191: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 192 and 193: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 194 and 195: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 196 and 197: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 198 and 199: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 200 and 201: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 202 and 203: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 204 and 205: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 206 and 207: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 208 and 209: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 210 and 211: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 212 and 213: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 214 and 215: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 216 and 217: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 218 and 219: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 220 and 221: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 222 and 223: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 224 and 225: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 228 and 229: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 230 and 231: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 232 and 233: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 234 and 235: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 236 and 237: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 238 and 239: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 240 and 241: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 242 and 243: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 244 and 245: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 246 and 247: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 248 and 249: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 250 and 251: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 252 and 253: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 254 and 255: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 256 and 257: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 258 and 259: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 260 and 261: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 262 and 263: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 264 and 265: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 266 and 267: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 268 and 269: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 270 and 271: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 272 and 273: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 274 and 275: AMD64 Technology 24594 Rev. 3.10 Fe
24594 Rev. 3.10 February 2005 AMD64 Technologyxmm127 32 31 00reg/mem32310xmm127 64 63 00reg/mem6463 0All operationsare "copy"reg/mem3231 0with REX prefixxmm127 32 310reg/mem6463 0xmm127 64 63 0mmx63 32 3100with REX prefixreg/mem32310mmx63 0reg/mem6463 0reg/mem3231 0with REX prefixmmx63 32 31 0reg/mem6463 0mmx63 0with REX prefixmovd.epsFigure 3-7.MOVD Instruction OperationMOVD 197
Change language