Volume 3: General-Purpose and System Instructions - Stanford ...
Volume 3: General-Purpose and System Instructions - Stanford ... Volume 3: General-Purpose and System Instructions - Stanford ...
AMD64 Technology 24594 Rev. 3.10 February 2005Mnemonic Opcode DescriptionINS mem8, DXINS mem16, DXINS mem32, DXINSBINSWINSDRelated InstructionsIN, OUT, OUTSxrFLAGS AffectedNone6C6D6D6C6D6DInput a byte from the port specified by DX, put it into thememory location specified in ES:rDI, and then increment ordecrement rDI.Input a word from the port specified by DX register, put it into thememory location specified in ES:rDI, and then increment ordecrement rDI.Input a doubleword from the port specified by DX, put it into thememory location specified in ES:rDI, and then increment ordecrement rDI.Input a byte from the port specified by DX, put it into thememory location specified in ES:rDI, and then increment ordecrement rDI.Input a word from the port specified by DX, put it into thememory location specified in ES:rDI, and then increment ordecrement rDI.Input a doubleword from the port specified by DX, put it into thememory location specified in ES:rDI, and then increment ordecrement rDI.154 INSx
24594 Rev. 3.10 February 2005 AMD64 TechnologyExceptionsExceptionGeneral protection,#GPRealXVirtual8086 Protected Cause of ExceptionXXA memory address exceeded a data segment limit or was non-canonical.XOne or more I/O permission bits were set in the TSS for the accessedport.XXThe CPL was greater than the IOPL and one or more I/O permissionbits were set in the TSS for the accessed port.A null data segment was used to reference memory.X The destination operand was in a non-writable segment.Page fault, #PF X X A page fault resulted from the execution of the instruction.Alignment check, #AC X X An unaligned memory reference was performed while alignmentchecking was enabled.INSx 155
- Page 134 and 135: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 136 and 137: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 138 and 139: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 140 and 141: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 142 and 143: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 144 and 145: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 146 and 147: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 148 and 149: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 150 and 151: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 152 and 153: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 154 and 155: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 156 and 157: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 158 and 159: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 160 and 161: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 162 and 163: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 164 and 165: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 166 and 167: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 168 and 169: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 170 and 171: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 172 and 173: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 174 and 175: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 176 and 177: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 178 and 179: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 180 and 181: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 182 and 183: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 186 and 187: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 188 and 189: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 190 and 191: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 192 and 193: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 194 and 195: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 196 and 197: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 198 and 199: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 200 and 201: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 202 and 203: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 204 and 205: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 206 and 207: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 208 and 209: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 210 and 211: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 212 and 213: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 214 and 215: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 216 and 217: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 218 and 219: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 220 and 221: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 222 and 223: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 224 and 225: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 226 and 227: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 228 and 229: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 230 and 231: AMD64 Technology 24594 Rev. 3.10 Fe
- Page 232 and 233: AMD64 Technology 24594 Rev. 3.10 Fe
AMD64 Technology 24594 Rev. 3.10 February 2005Mnemonic Opcode DescriptionINS mem8, DXINS mem16, DXINS mem32, DXINSBINSWINSDRelated <strong>Instructions</strong>IN, OUT, OUTSxrFLAGS AffectedNone6C6D6D6C6D6DInput a byte from the port specified by DX, put it into thememory location specified in ES:rDI, <strong>and</strong> then increment ordecrement rDI.Input a word from the port specified by DX register, put it into thememory location specified in ES:rDI, <strong>and</strong> then increment ordecrement rDI.Input a doubleword from the port specified by DX, put it into thememory location specified in ES:rDI, <strong>and</strong> then increment ordecrement rDI.Input a byte from the port specified by DX, put it into thememory location specified in ES:rDI, <strong>and</strong> then increment ordecrement rDI.Input a word from the port specified by DX, put it into thememory location specified in ES:rDI, <strong>and</strong> then increment ordecrement rDI.Input a doubleword from the port specified by DX, put it into thememory location specified in ES:rDI, <strong>and</strong> then increment ordecrement rDI.154 INSx
Change language