13.07.2015 Views

Volume 3: General-Purpose and System Instructions - Stanford ...

Volume 3: General-Purpose and System Instructions - Stanford ...

Volume 3: General-Purpose and System Instructions - Stanford ...

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

24594 Rev. 3.10 February 2005 AMD64 TechnologyINC Increment by 1Adds 1 to the specified register or memory location. The CF flag is not affected, evenif the oper<strong>and</strong> is incremented to 0000.The one-byte forms of this instruction (opcodes 40 through 47) are used as REXprefixes in 64-bit mode. See “REX Prefixes” on page 14.The forms of the INC instruction that write to memory support the LOCK prefix. Fordetails about the LOCK prefix, see “Lock Prefix” on page 10.To perform an increment operation that updates the CF flag, use an ADD instructionwith an immediate oper<strong>and</strong> of 1.Mnemonic Opcode DescriptionINC reg/mem8 FE /0INC reg/mem16 FF /0INC reg/mem32 FF /0INC reg/mem64 FF /0Increment the contents of an 8-bit register or memory locationby 1.Increment the contents of a 16-bit register or memory location by1.Increment the contents of a 32-bit register or memory location by1.Increment the contents of a 64-bit register or memory locationby 1.INC reg16INC reg3240 +rw40 +rdIncrement the contents of a 16-bit register by 1.(These opcodes are used as REX prefixes in 64-bit mode. See“REX Prefixes” on page 14.)Increment the contents of a 32-bit register by 1.(These opcodes are used as REX prefixes in 64-bit mode.See“REX Prefixes” on page 14.)Related <strong>Instructions</strong>ADD, DECINC 151

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!