13.07.2015 Views

Volume 3: General-Purpose and System Instructions - Stanford ...

Volume 3: General-Purpose and System Instructions - Stanford ...

Volume 3: General-Purpose and System Instructions - Stanford ...

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

24594—Rev. 3.10—February 2005AMD64 TechnologyRevision HistoryDate Revision DescriptionJanuary 2005 3.10September 2003 3.09April 2003 3.08Clarified CPUID information in exception tables on instruction pages. Addedinformation under “CPUID” on page 117. Made numerous small corrections.Corrected table of valid descriptor types for LAR <strong>and</strong> LSL instructions <strong>and</strong> madeseveral minor formatting, stylistic <strong>and</strong> factual corrections. Clarified several technicaldefintions.Corrected description of the operation of flags for RCL, RCR, ROL, <strong>and</strong> RORinstructions. Clarified description of the MOVSXD <strong>and</strong> IMUL instructions. Correctedoper<strong>and</strong> specification for the STOS instruction. Corrected opcode of SETcc, Jcc,instructions. Added thermal control <strong>and</strong> thermal monitoring bits to CPUIDinstruction. Corrected exception tables for POPF, SFENCE, SUB, XLAT, IRET, LSL,MOV(CRn), SGDT/SIDT, SMSW, <strong>and</strong> STI instructions.. Corrected many small typos<strong>and</strong> incorporated br<strong>and</strong>ing terminology.Revision Historyxiii

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!