13.07.2015 Views

Volume 3: General-Purpose and System Instructions - Stanford ...

Volume 3: General-Purpose and System Instructions - Stanford ...

Volume 3: General-Purpose and System Instructions - Stanford ...

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

AMD64 Technology 24594 Rev. 3.10 February 2005Table 3-13. CPUID L2 TLB Bits for 2-Mbyte <strong>and</strong> 4-Mbyte Pages(Extended Function 8000_0006—EAX) . . . . . . . . . . . . . . . . . . 132Table 3-14. CPUID L2 TLB Bits for 4-Kbyte Pages(Extended Function 8000_0006—EBX) . . . . . . . . . . . . . . . . . . 132Table 3-15. CPUID L2 Cache Bits(Extended Function 8000_0006—ECX) . . . . . . . . . . . . . . . . . . 133Table 3-16. Locality References for the Prefetch <strong>Instructions</strong> . . . . . . . . . 233Table A-1. One-Byte Opcodes, Low Nibble 0–7h . . . . . . . . . . . . . . . . . . . . 378Table A-2. One-Byte Opcodes, Low Nibble 8–Fh . . . . . . . . . . . . . . . . . . . . 379Table A-3. Second Byte of Two-Byte Opcodes, Low Nibble 0–7h. . . . . . . 380Table A-4. Second Byte of Two-Byte Opcodes, Low Nibble 8–Fh . . . . . . 383Table A-5. rFLAGS Condition Codes for CMOVcc, Jcc, <strong>and</strong> SETcc . . . . . 386Table A-6. One-Byte <strong>and</strong> Two-Byte Opcode ModRM Extensions . . . . . . . 388Table A-7. Opcode 0F 01 <strong>and</strong> 0F AE ModRM Extensions. . . . . . . . . . . . . 390Table A-8. Immediate Byte for 3DNow! Opcodes, Low Nibble 0–7h . . 391Table A-9. Immediate Byte for 3DNow! Opcodes, Low Nibble 8–Fh . . 392Table A-10. x87 Opcodes <strong>and</strong> ModRM Extensions . . . . . . . . . . . . . . . . . . . 394Table A-11. rFLAGS Condition Codes for FCMOVcc . . . . . . . . . . . . . . . . . 402Table A-12. ModRM Register References, 16-Bit Addressing . . . . . . . . . . 403Table A-13. ModRM Memory References, 16-Bit Addressing . . . . . . . . . . 404Table A-14. ModRM Register References, 32-Bit <strong>and</strong> 64-Bit Addressing . 406Table A-15. ModRM Memory References, 32-Bit <strong>and</strong> 64-Bit Addressing . 407Table A-16. SIB base Field References . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 409Table A-17. SIB Memory References . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 410Table B-1. Operations <strong>and</strong> Oper<strong>and</strong>s in 64-Bit Mode . . . . . . . . . . . . . . . . 415Table B-2. Invalid <strong>Instructions</strong> in 64-Bit Mode . . . . . . . . . . . . . . . . . . . . . 445Table B-3. Reassigned <strong>Instructions</strong> in 64-Bit Mode. . . . . . . . . . . . . . . . . . 446Table B-4. Invalid <strong>Instructions</strong> in Long Mode . . . . . . . . . . . . . . . . . . . . . . 446Table B-5. <strong>Instructions</strong> Defaulting to 64-Bit Oper<strong>and</strong> Size . . . . . . . . . . . 447Table C-1. Differences Between Long Mode <strong>and</strong> Legacy Mode. . . . . . . . 451Table D-1. Instruction Subsets <strong>and</strong> CPUID Feature Sets . . . . . . . . . . . . . 457Table E-1. Instruction Effects on RFLAGS . . . . . . . . . . . . . . . . . . . . . . . . 493xiiTables

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!