Cyclone V SoC FPGA Development Board Reference Manual - Altera
Cyclone V SoC FPGA Development Board Reference Manual - Altera
Cyclone V SoC FPGA Development Board Reference Manual - Altera
Create successful ePaper yourself
Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.
2–6 Chapter 2: <strong>Board</strong> ComponentsMAX V CPLD 5M2210 System ControllerTable 2–3. <strong>Cyclone</strong> V <strong>SoC</strong> I/O Pin CountFunction I/O Standard I/O Count<strong>FPGA</strong> clock inputs mixed 5<strong>FPGA</strong> LEDs 1.5-V 4<strong>FPGA</strong> buttons and switches mixed 7<strong>FPGA</strong> DDR3 1.5-V SSTL 71<strong>FPGA</strong> Dual Ethernet 2.5-V 14<strong>FPGA</strong> SDI control 2.5-V 8<strong>FPGA</strong> SDI video 1.5-V PCML 4<strong>FPGA</strong> MAX V SPI port 2.5-V 4<strong>FPGA</strong> HSMC mixed 107<strong>FPGA</strong> PCI Express control mixed 7<strong>FPGA</strong> PCI Express transceivers 1.5-V PCML 4Total I/O Used: 393MAX V CPLD 5M2210 System ControllerThe board utilizes the 5M2210ZF256I5N System Controller, an <strong>Altera</strong> MAX V CPLD,for the following purposes:■■■<strong>FPGA</strong> configuration from flashPower measurementControl and status registers (CSR) for remote system updateFigure 2–2 illustrates the MAX V CPLD 5M2210 System Controller's functionality andexternal circuit connections as a block diagram.Figure 2–2. MAX V CPLD 5M2210 System Controller Block DiagramMAX V CPLD System ControllerPCEmbeddedUSB-Blaster IIJTAG ControlSLD-HUBInformationRegisterControlRegisterSPI Bus<strong>FPGA</strong>EncoderVirtual-JTAGDecoderPFLGPIOLTC 2978PowerControllersI 2 CControllerOscillatorControllerSi570, Si571,Si5338ProgrammableOscillator<strong>Cyclone</strong> V <strong>SoC</strong> <strong>Development</strong> <strong>Board</strong> November 2013 <strong>Altera</strong> Corporation<strong>Reference</strong> <strong>Manual</strong>
Change language