Cyclone V SoC FPGA Development Board Reference Manual - Altera

More documents

Recommendations

Info

2–2 Chapter 2: Board ComponentsBoard OverviewBoard OverviewThis section provides an overview of the Cyclone V SoC development board,including an annotated board image and component descriptions. Figure 2–1 showsan overview of the board features.Figure 2–1. Overview of the Cyclone V SoC Development Board FeaturesTable 2–1. Board Components (Part 1 of 3)Table 2–1 describes the components and lists their corresponding board references.Board Reference Type DescriptionFeatured DevicesU21 FPGA Cyclone V SoC, 5CSXFC6D6F31C6, 896-pin FBGA.U19 CPLD MAX V CPLD, 5M2210ZF256I5N, 256-pin FBGA.Configuration, Status, and Setup ElementsJ23JTAG chain headerProvides access to the JTAG chain and disables the embeddedUSB-Blaster II when using an external USB-Blaster cable.SW4 JTAG chain control DIP switch Remove or include devices in the active JTAG chain.J37SW2Mini-USB headerBoard settings DIP switchUSB interface for FPGA programming and debugging through theembedded USB-Blaster II JTAG via a type-B USB cable.Controls the MAX V CPLD 5M2210 System Controller functions suchas clock enable, SMA clock input control, and which image to loadfrom flash memory at power-up.Cyclone V SoC Development Board November 2013 Altera CorporationReference Manual
Chapter 2: Board Components 2–3Board OverviewTable 2–1. Board Components (Part 2 of 3)Board Reference Type DescriptionSW3S11MSEL DIP switchProgram select push buttonControls the configuration scheme on the board. MSEL pins 0, 1, 2 and4 connects to the DIP switch while MSEL pin 3 connects to ground.Toggles the program select LEDs, which selects the program imagethat loads from flash memory to the FPGA.S12Configure push buttonLoad image from flash memory to the FPGA based on the settings ofthe program select LEDs.D37 Configuration done LED Illuminates when the FPGA is configured.D34Load LEDIlluminates when the MAX V CPLD 5M2210 System Controller isactively configuring the FPGA.D36 Error LED Illuminates when the FPGA configuration from flash memory fails.D35 Power LED Illuminates when 5.0-V power is present.D30, D31 JTAG TX/RX LEDsIndicate the transmit or receive activity of the JTAG chain. The TX andRX LEDs would flicker if the link is in use and active. The LEDs areeither off when not in use or on when in use but idle.D39–D41 Program select LEDsIlluminates to show which flash memory image loads to the FPGAwhen you press the program select push button. Refer to Table 2–6 forthe LED settings.D9 HSMC port present LED Illuminates when a daughter card is plugged into the HSMC port.D14, D15 UART LEDs Illuminates when UART transmitter and receiver are in use.Clock CircuitryX1Programmable oscillatorProgrammable oscillator with a default frequency of 100 MHz. Thefrequency is programmable using the clock control GUI running on theMAX V CPLD 5M2210 System Controller.X4 50-MHz oscillator 50.000-MHz crystal oscillator for general purpose logic.X3148.5-MHz oscillatorProgrammable voltage-controlled crystal oscillator (VCXO) with adefault frequency of 148.5 MHz. The frequency is programmable usingthe clock control GUI running on the MAX V CPLD 5M2210 SystemController.J36 Clock input SMA connector Drive CMOS-compatible clock inputs into the clock multiplexer buffer.U29U35Multi-output oscillatorMulti-output oscillatorSi5338C quad-output programmable oscillator with 100M, 25M, 25M,and 156.25M outputs.Si5338C quad-output fixed oscillator with 25M, 25M, 100M, and 100Moutputs.General User Input/OutputD1–D8 User LEDs Eight user LEDs. Illuminates when driven low.SW1 User DIP switch User DIP switch. When the switch is ON, a logic 0 is selected.S10 CPU reset push button Reset the FPGA logic.S2 MAX V reset push button Reset the MAX V CPLD 5M2210 System Controller.S1–S6 General user push buttons Six user push buttons. Driven low when pressed.Memory DevicesU37, U38, U30,Two 4-Gbit DDR3 SDRAM with a 16-bit data bus for the FPGA andDDR3 memoryU22, U14three 4-Gbit DDR3 SDRAM with a 16-bit data bus for the HPS.U5 QSPI flash 1-Gb serial NOR flash with 4-bit data bus.November 2013 Altera Corporation Cyclone V SoC Development BoardReference Manual
Page 4: ivContentsContentsMemory . . . . .
Page 12 and 13: 2-4 Chapter 2: Board ComponentsBoar
Page 14 and 15: 2-6 Chapter 2: Board ComponentsMAX
Page 20 and 21: 2-12 Chapter 2: Board ComponentsFPG
Page 22 and 23: 2-14 Chapter 2: Board ComponentsFPG
Page 24 and 25: 2-16 Chapter 2: Board ComponentsSta
Page 26 and 27: 2-18 Chapter 2: Board ComponentsSet
Page 28 and 29: 2-20 Chapter 2: Board ComponentsGen
Page 30 and 31: 2-22 Chapter 2: Board ComponentsClo
Page 32 and 33: 2-24 Chapter 2: Board ComponentsCom
Page 46 and 47: 2-38 Chapter 2: Board ComponentsMem
Page 58 and 59:
2-50 Chapter 2: Board ComponentsPow
Page 60 and 61:
2-52 Chapter 2: Board ComponentsPow
Page 62 and 63:
3-2 Chapter 3: Board Components Ref
Page 64 and 65:
3-4 Chapter 3: Board Components Ref
Page 66 and 67:
Info-2Additional InformationAdditio
Page 68:
Info-4Additional InformationAdditio
show all

Cyclone V SoC FPGA Development Board Reference Manual - Altera

Create successful ePaper yourself

Delete template?

Save as template?