25-Gb/s Optical Transceiver System

ePAPER READ

DOWNLOAD ePAPER

tera.yonsei.ac.kr

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

START NOW

Low-power TDC designabPFDArbiterdelaydelayDirection1bitMUXstartstopDLL1GHz clkDLL128 Vernier delay lines& SamplerDecoderOutput 7bitabPFDArbiterdelaydelayDirection1bitMUXstartstopDFF1GHz clkDFF1nsDLLslowDFFDLLfast128 Vernier delay lines& SamplerDecoderOutput 7bit300umDLLsSampler&Delaylines270umDecoderLow-power DLL TDC- 3.9ps resolution- ±500ps input range- Power : 4.6mW- Area : 270um x 300umConventional DLL TDC- 3.9ps resolution- ±500ps input range- Power : 10.4mW- Area : 270um x 300um2

Previous page
Next page

1
2

Effects of Guard-Ring Structures on the Performance ... - IEEE Xplore

제17회 한국반도체학술대회 - 초고속 회로및 시스템 연구실 - 연세대학교

SOA–EAM Frequency Up/Down-Converters for 60 ... - IEEE Xplore

(12) 등록특허공보(B1) - 초고속 회로및 시스템 연구실 - 연세대학교

Lect. 17: BJT Emitter Follower (Razavi 5.3.3)

Nonlinear Distortion Analysis of Directly Modulated ... - 연세대학교

Lect. 13: High-Frequency Model of MOSFET (4.8)

Losses in single-mode silicon-on-insulator strip waveguides and ...

A 40-Gb/s Clock and Data Recovery Circuit in 0.18-um CMOS ...

Gbps급 LVDS I/O에 관한 연구 - 초고속 회로및 시스템 연구실 - 연세대 ...

Low-power TDC designabPFDArbiterdelaydelayDirection1bitMUXstartstopDLL1GHz clkDLL128 Vernier delay lines& SamplerDecoderOutput 7bitabPFDArbiterdelaydelayDirection1bitMUXstartstopDFF1GHz clkDFF1nsDLLslowDFFDLLfast128 Vernier delay lines& SamplerDecoderOutput 7bit300umDLLsSampler&Delaylines270umDecoderLow-power DLL TDC- 3.9ps resolution- ±500ps input range- Power : 4.6mW- Area : 270um x 300umConventional DLL TDC- 3.9ps resolution- ±500ps input range- Power : 10.4mW- Area : 270um x 300um2

Page 1: 25-Gb/s Optical Transceiver System

25-Gb/s Optical Transceiver System

You also want an ePaper? Increase the reach of your titles

Delete template?

Save as template?