12.07.2015 Views

1 - Al Kossow's Bitsavers

1 - Al Kossow's Bitsavers

1 - Al Kossow's Bitsavers

SHOW MORE
SHOW LESS
  • No tags were found...

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

MOSLSITMS47324096~WORD BY B·BIT READ·ONLY MEMORYMAY 1977 - REVISED JULY 1983• 4096 X 8 Organization• <strong>Al</strong>l Inputs and Outputs TTL Compatible• Fully Static (No Clocks, No Refresh)• Single 5·V Power Supply• Maximum Access Time From Address:oTMS4732-30TMS4732-35TMS4732-45300 ns350 ns450 nsTypical Power Dissipation ... 275 mW• 3-State Outputs for OR-Ties• Pin-Compatible with TMS2532 EPROM• Two Output Enable Controls for Chip SelectFlexibilityTMS4732 ••• JL OR NL PACKAGE(TOP VIEW)A7VCCA6A8A5A9A4 52/52A3 51/51A2<strong>Al</strong>0<strong>Al</strong><strong>Al</strong>lAO 0801 0702 0603 05V55AO - <strong>Al</strong>l01 - 08S1/S1, S2/52VccVS5PIN NOMENCLATUREAddressesData OutChip Selects+5-V SupplyGrounddescriptionThe TMS4732 is a 32,768-bit read-only memory organized as 4096 words of 8-bit length. This makes the TMS4732ideal for microprocessor based systems. The device is fabricated using N-channel silicon-gate technology for highspeed and simple interface with bipolar circuits.<strong>Al</strong>l inputs can be driven directly by Series 74 TTL circuits without the use of any internal pull-up resistor. Each outputcan drive one Series 74 or 74Sload without external resistors. The data outputs are three-state for OR-tieing multipledevices on a common bus. Two chip-select controls allow data to be read. These controls are programmable, providingadditional system decode flexibility. The data is always available, it is not dependent on external clocking ofthe control pins.operationThe TMS4732 is designed for high-density fixed-memory applications such as logic function generation andmicroprogramming. The part is pin compatible with the TMS2532 4096 x 8 EPROM, which aids in prototyping andcode verification.This ROM is supplied in 24-pin dual-in-line-plastic (NL suffix) or ceramic (JL suffix) packages designed for insertionin mounting-hole rows on 600-mil centers or chip on board. The device is designed for operation from OOC to 70°C.address (AO - A 11)The address-valid interval determines the device cycle time. The 12-bit positive-logic address is decoded on-chip toselect one of 4096 words of 8-bit length in the memory array. AO is the least-significant bit and A 11 the most-significantbit of the word address.chip select/output enable (pins 20 and 21)Each of these pins can be programmed during mask fabrication to be active with either a high- or a low-level input.When both signals are active, all eight outputs are enabled and the eight-bit addressed word can be read. When eithersignal is not active, all eight outputs are in a high-impedance state.TEMS .INSTRUMENTSPOST OFFICE BOX 225012 • DALLAS, TEXAS 75265Copyright © 1983 by Texas Instruments Incorporated7-7

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!