02.12.2012 Views

FPGA Design in VHDL - ALSE

FPGA Design in VHDL - ALSE

FPGA Design in VHDL - ALSE

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

Example : <strong>VHDL</strong> Code Generator <strong>in</strong> ‘C’<br />

fpr<strong>in</strong>tf fpr<strong>in</strong>tf(fdest<br />

fpr<strong>in</strong>tf fpr<strong>in</strong>tf fdest fdest," fdest ," -- Synthesized Waveform Table\n");<br />

fpr<strong>in</strong>tf fpr<strong>in</strong>tf(fdest<br />

fpr<strong>in</strong>tf fdest fdest," fdest ," -- (c) (c) Bert Bert Cuzeau Cuzeau - <strong>in</strong>fo@ <strong>in</strong>fo@alse<br />

<strong>in</strong>fo@<br />

alse alse-fr alse fr fr.com\n");<br />

.com\n");<br />

fpr<strong>in</strong>tf fpr<strong>in</strong>tf(fdest<br />

fpr<strong>in</strong>tf fdest fdest," fdest ," subtype subtype SLV8 is std_logic_vector std_logic_vector (7 (7 downto 0);\n");<br />

fpr<strong>in</strong>tf fpr<strong>in</strong>tf(fdest<br />

fpr<strong>in</strong>tf fpr<strong>in</strong>tf fdest fdest," fdest ," type Rom64x8 is array (0 to 63) of SLV8;\n");<br />

fpr<strong>in</strong>tf fpr<strong>in</strong>tf(fdest<br />

fpr<strong>in</strong>tf fdest fdest," fdest ," constant S<strong>in</strong>us_ S<strong>in</strong>us_Rom<br />

S<strong>in</strong>us_<br />

Rom : Rom64x8 := (\n ");<br />

for for for (n=0; (n=0; n

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!