12.07.2015 Views

ARM DS-5 Using the Debug Hardware Configuration Utilities

ARM DS-5 Using the Debug Hardware Configuration Utilities

ARM DS-5 Using the Debug Hardware Configuration Utilities

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Contents4.6 Restarting <strong>the</strong> debug hardware unit in RVI Update ............................................... 4-11Chapter 5Chapter 6Creating debug hardware target configurations5.1 About creating debug hardware target configurations ............................................. 5-35.2 Creating a debug hardware configuration file .......................................................... 5-45.3 Opening an existing debug hardware configuration file in <strong>Debug</strong> <strong>Hardware</strong> Config 5-65.4 Configuring a JTAG scan chain ............................................................................... 5-75.5 About configuring a device list ................................................................................. 5-95.6 Autoconfiguring a scan chain ................................................................................. 5-115.7 Adding devices to <strong>the</strong> scan chain .......................................................................... 5-125.8 Removing devices from <strong>the</strong> scan chain ................................................................. 5-165.9 Changing <strong>the</strong> order of devices on <strong>the</strong> scan chain .................................................. 5-175.10 Select Platform dialog box ..................................................................................... 5-185.11 Export As Platform dialog box ............................................................................... 5-195.12 Exporting a configuration to a platform file ............................................................ 5-205.13 Device Properties dialog box ................................................................................. 5-215.14 Changing <strong>the</strong> properties of a device ...................................................................... 5-235.15 Setting <strong>the</strong> clock speed .......................................................................................... 5-245.16 About adaptive clocking ......................................................................................... 5-255.17 <strong>Debug</strong> hardware device configuration settings ...................................................... 5-265.18 <strong>Debug</strong> hardware Advanced configuration settings ................................................ 5-335.19 <strong>Debug</strong> hardware Trace configuration settings ....................................................... 5-365.20 <strong>Debug</strong> hardware Advanced configuration reset options ........................................ 5-375.21 Configuring SecurCore behavior if <strong>the</strong> processor clock stops when stepping instructions5-385.22 Configuring TrustZone enabled processor behavior when debug privileges are reduced5-395.23 About platform detection and selection .................................................................. 5-405.24 Autodetecting a platform ........................................................................................ 5-415.25 Manually selecting a platform ................................................................................ 5-435.26 Clearing a platform assignment from a debug hardware configuration ................. 5-445.27 Adding new platforms ............................................................................................ 5-455.28 Adding autoconfigure support for new platforms ................................................... 5-465.29 Configuring <strong>the</strong> debug hardware Advanced settings ............................................. 5-475.30 Saving your changes ............................................................................................. 5-495.31 Disconnecting from a debug hardware unit ........................................................... 5-505.32 Configuring a target processor for virtual E<strong>the</strong>rnet ................................................ 5-515.33 CoreSight device names and classes .................................................................... 5-52Configuring CoreSight systems6.1 About CoreSight system configuration .................................................................... 6-26.2 Reading <strong>the</strong> CoreSight ROM table .......................................................................... 6-36.3 CoreSight autodetection .......................................................................................... 6-46.4 How <strong>the</strong> debug hardware unit autodetects Serial Wire <strong>Debug</strong> ................................ 6-56.5 About trace associations .......................................................................................... 6-66.6 Defining CoreSight trace associations ..................................................................... 6-76.7 Format of trace associations .................................................................................... 6-86.8 Trace Association Editor dialog box ........................................................................ 6-96.9 Setting up a CoreSight trace association file ......................................................... 6-116.10 Loading a trace association file ............................................................................. 6-136.11 CoreSight topology and associations for <strong>the</strong> CoreSight DK11 .............................. 6-156.12 CoreSight topology and associations for <strong>the</strong> Cortex-R4 FPGA ............................. 6-176.13 CoreSight topology and associations for <strong>the</strong> Cortex-M3 FPGA ............................. 6-196.14 CoreSight topology and associations for multiple trace sources ........................... 6-216.15 Configuring CoreSight processors ......................................................................... 6-226.16 Configuring <strong>ARM</strong>7, <strong>ARM</strong>9, and <strong>ARM</strong>11 processors in CoreSight systems ........... 6-246.17 Configuring CoreSight systems with multiple devices per JTAG-AP multiplexor port ....6-26<strong>ARM</strong> DUI 0498F Copyright © 2010-2012 <strong>ARM</strong>. All rights reserved. vID021112Non-Confidential

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!