12.07.2015 Views

Simulator Configuration Guide for Synopsys Models

Simulator Configuration Guide for Synopsys Models

Simulator Configuration Guide for Synopsys Models

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Chapter 9: Using VERA with <strong>Synopsys</strong> <strong>Models</strong><strong>Simulator</strong> <strong>Configuration</strong> <strong>Guide</strong>Here’s an example of a combined VERA/DWMM-compatible veriuser.c file:/* README:To run Verilog 2.2 only with Vera, use this veriuser.c as is.For other versions of Verilog you may need to edit this template.If you need to link in additional tasks, you will need to combinethis veriuser.c with your own (if you have not done this be<strong>for</strong>e,please see the directions in Cadence's documentation).*/#ifdef WIN32# define Dll_Export __declspec(dllexport)#else# define Dll_Export#endif#include "veriuser.h"#include "acc_user.h"#ifndef accVersionLatest#include "vxl_acc_user.h"#include "vxl_veriuser.h"#endif#include "vmc_veri_funext.h"#include "ccl_lmtv_include.h"extern int pli_slm_post();extern int slm_mempro_handle();extern int slm_mempro_width_info();Dll_Export char *veriuser_version_str ="=== Verilog with <strong>Synopsys</strong> Vera ===\n";Dll_Export bool err_intercept(level,facility,code)int level;char *facility;char *code;{return(true);}Dll_Export s_tfcell veriusertfs[] ={/*** Template <strong>for</strong> an entry:* { usertask|userfunction, data,* checktf(), sizetf(), calltf(), misctff(),* "$tfname", <strong>for</strong>wref?, Vtool?, ErrMsg?* },254 <strong>Synopsys</strong>, Inc. October 6, 2003

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!