Simulator Configuration Guide for Synopsys Models

More documents

Recommendations

Info

Chapter 1: Using Synopsys Models with SimulatorsSimulator Configuration GuideTracePath ON | OFFEnables or disables tracing of paths to files used to determine versions of models.The default is OFF.Verbose ON | OFFEnables or disables the generation of error messages when a SmartModel instancecannot be created. The default is OFF.NoLicenseFatal ON | OFFWhen set to ON, causes the SWIFT session to send a fatal error message to thesimulator and terminate if any SmartModel in the simulation fails to authorize. Thedefault is OFF.AttentionYou must invoke the TraceTimeFile, TracePath, and NoLicenseFatalcommands before the start of the simulation run if you want them to takeeffect for that session.Fault SimulationsThe SmartModel Library fault simulation capability is folded into the logic simulationSmartModel Library so that only one set of directories and utilities need to be installedand maintained. Fault simulation availability depends on the:●●Model—Note that the following types of models are incompatible with faultsimulation:❍❍Hardware verification (HV) models are driven by PCL commands rather thanmachine instructions and do not respond adequately to propagated faults. Faultsimulation results may not be as accurate when HV models are present in thecircuit.FlexModels do not support fault simulation.Simulator—Fault analysis is supported by Mentor’s QuickFault II, VEDA’sVerdictFault, and Teradyne’s LASAR. For more information about fault simulationsupport, refer to your simulator documentation.In most cases, you can use the same circuit description for both logic and faultsimulation. However, you may need to supply different circuit stimuli for each type ofsimulation. All model messages except version, copyright, and configuration errormessages are suppressed in fault simulation. Usage and timing messages are suspendedbecause they are meaningless in a fault simulation. In order to work efficiently during afault simulation, each model manages its own diverge and converge operations.22 Synopsys, Inc. October 6, 2003
Simulator Configuration GuideChapter 1: Using Synopsys Models with SimulatorsUsing FlexModels with SWIFT SimulatorsRegardless of which simulator you are using, you must configure FlexModels bydefining the required SWIFT parameters or attributes shown in Table 3 for eachFlexModel instance in your design. You configure FlexModels when you instantiatethem in your design using these SWIFT parameters. This could take the form of Verilogdefparams, VHDL generics, or symbol properties, depending on the simulator you areusing.Table 3: FlexModel SWIFT ParametersParameter a Data Type DescriptionFlexTimingModeFLEX_TIMING_MODE_OFF(default)FLEX_TIMING_MODE_ONFLEX_TIMING_MODE_CYCLEDisables/enables timing simulation.(For Verilog, prepend a back quote(‘) to the constant.)Note: C-only Command Mode userscan set this parameter to:- “0” for timing mode off- “1” for timing mode on- “2” for cycle-based timingTimingVersion Model timing version The FlexModel timing version. Referto the individual FlexModeldatasheets for available timingversions.DelayRange “MIN”, “TYP”, “MAX” (default) If you set FlexTimingMode to on,you can select MIN, TYP, or MAXdelay values with this parameter.FlexModelId “instance_name” A unique name that identifies eachFlexModel instance. This name isalso used by the flex_get_inst_handlecommand to get an integer instancehandle.Note: Used only with _fx modelsFlexModelId_cmd_stream “instance_name” A unique name that identifies eachFlexModel instance or commandstream. This name is also used by theflex_get_inst_handle command toget an integer instance handle. Forinformation on cmd_stream names,refer to the individual FlexModeldatasheets.Note: Used only with _fz models.October 6, 2003 Synopsys, Inc. 23
Page 1: Simulator ConfigurationGuide for Sy
Page 4 and 5: ContentsSimulator Configuration Gui
Page 6 and 7: ContentsSimulator Configuration Gui
Page 8 and 9: FiguresSimulator Configuration Guid
Page 10 and 11: TablesSimulator Configuration Guide
Page 12 and 13: PrefaceSimulator Configuration Guid
Page 18 and 19: Chapter 1: Using Synopsys Models wi
Page 40 and 41: Chapter 2: Using VCS with Synopsys
Page 60 and 61: Chapter 3: Using ModelSim Verilog w
Page 72 and 73:
Chapter 3: Using ModelSim Verilog w
Page 74 and 75:
Chapter 4: Using ModelSim VHDL with
Page 76 and 77:
Page 78 and 79:
Page 80 and 81:
Page 82 and 83:
Page 84 and 85:
Page 86 and 87:
Page 88 and 89:
Page 90 and 91:
Chapter 5: Using NC-Verilog with Sy
Page 92 and 93:
Page 94 and 95:
Page 96 and 97:
Page 98 and 99:
Page 100 and 101:
Page 102 and 103:
Page 104 and 105:
Page 106 and 107:
Page 108 and 109:
Chapter 6: Using NC-VHDL with Synop
Page 110 and 111:
Page 112 and 113:
Page 114 and 115:
Page 116 and 117:
Page 118 and 119:
Page 120 and 121:
Page 122 and 123:
Page 124 and 125:
Chapter 7: Using QuickSim II with S
Page 126 and 127:
Page 128 and 129:
Page 130 and 131:
Page 132 and 133:
Page 134 and 135:
Page 136 and 137:
Page 138 and 139:
Page 140 and 141:
Page 142 and 143:
Page 144 and 145:
Page 146 and 147:
Page 148 and 149:
Page 150 and 151:
Page 152 and 153:
Page 154 and 155:
Page 156 and 157:
Page 158 and 159:
Page 160 and 161:
Page 162 and 163:
Page 164 and 165:
Page 166 and 167:
Page 168 and 169:
Page 170 and 171:
Page 172 and 173:
Page 174 and 175:
.Chapter 7: Using QuickSim II with
Page 176 and 177:
Page 178 and 179:
Page 180 and 181:
Page 182 and 183:
Page 184 and 185:
Page 186 and 187:
Page 188 and 189:
Page 190 and 191:
Page 192 and 193:
Chapter 8: Using Scirocco with Syno
Page 194 and 195:
Page 196 and 197:
Page 198 and 199:
Page 200 and 201:
Page 202 and 203:
Page 204 and 205:
Page 206 and 207:
Page 208 and 209:
Chapter 9: Using VERA with Synopsys
Page 210 and 211:
Page 212 and 213:
Page 214 and 215:
Page 216 and 217:
Page 218 and 219:
Page 220 and 221:
Page 222 and 223:
Page 224 and 225:
Page 226 and 227:
Page 228 and 229:
Page 230 and 231:
Page 232 and 233:
Page 234 and 235:
Page 236 and 237:
Page 238 and 239:
Page 240 and 241:
Page 242 and 243:
Page 244 and 245:
Page 246 and 247:
Page 248 and 249:
Page 250 and 251:
Page 252 and 253:
Page 254 and 255:
Page 256 and 257:
Page 258 and 259:
Page 260 and 261:
Page 262 and 263:
Chapter 10: Using SystemC with Syno
Page 264 and 265:
Page 266 and 267:
Page 268 and 269:
Appendix A: Using LMTV with Synopsy
Page 270 and 271:
Page 272 and 273:
Page 274 and 275:
Page 276 and 277:
Page 278 and 279:
Page 280 and 281:
Page 282 and 283:
Appendix B: Using Custom Memory Mod
Page 284 and 285:
Page 286 and 287:
Page 288 and 289:
Page 290 and 291:
Page 292 and 293:
Page 294 and 295:
Page 296 and 297:
Page 298 and 299:
Page 300 and 301:
Page 302 and 303:
IndexSimulator Configuration Guide$
Page 304 and 305:
IndexSimulator Configuration Guidef
Page 306 and 307:
IndexSimulator Configuration GuideL
Page 308 and 309:
IndexSimulator Configuration GuideQ
Page 310 and 311:
IndexSimulator Configuration GuideS
show all

Simulator Configuration Guide for Synopsys Models

You also want an ePaper? Increase the reach of your titles

Delete template?

Save as template?