Simulator Configuration Guide for Synopsys Models

More documents

Recommendations

Info

Chapter 9: Using VERA with Synopsys ModelsSimulator Configuration GuideSolaris% cc -DVERA_UDF -Kpic -c -I. -I$VERA_HOME/lib \$LMC_HOME/sim/vera/src/vera_user.c% ld -G -z text -o ./vera_local.dl ./vera_user.o \$LMC_HOME/lib/sun4Solaris.lib/vera_slm_pli.oHP-UXYou must use an ANSI standard compiler (for example, c89) for the followingexample to compile:% c89 -DVERA_UDF -c +Z -I$VERA_HOME/lib \$LMC_HOME/sim/vera/src/vera_user.c% ld -b +e Vera_UDF_Table \-o ./vera_local.dl ./vera_user.o \$LMC_HOME/lib/hp700.lib/vera_slm_pli.oLinux% gcc -c -DVERA_UDF -fPIC -I$VERA_HOME/lib \$LMC_HOME/sim/vera/src/vera_user.c% gcc -shared -o vera_local.dl vera_user.o \$LMC_HOME}/lib/x86_linux.lib/vera_slm_pli.o2. Modify the simv build.Modify the simv build by adding the following:❍❍❍-P ${VERA_HOME}/lib/vera_pli_dyn.tab${VERA_HOME}/lib/libSysSciTask.athe vshell file created when you compiled the VERA testbenchFor HP-UX add:-Mupdate=1 -gen_c -LDFLAGS “-W1, -E-W1, -a archive_shared” -ldld (mustcome before the -vera switch in simulation script.)For Linux add:-LDFLAGS "-rdynamic"For more information, refer to the installation and setup chapter in the VERA UserGuide.216 Synopsys, Inc. October 6, 2003
Simulator Configuration GuideChapter 9: Using VERA with Synopsys ModelsWith VERA 5.0 and VCS 6.01, two new VCS compile switches, (-vera and-vera_dbind, were added. These switches automatically link into the VERA libraryand include platform-specific VCS compiler switches. You need to use the+vera_udf=vera_local.dl switch when compiling with –vera or –vera_dbind. Fordetails please refer to VERA 5.0 Release Notes.The -vera switch can only be used for designs that do not use dynamic binding. Thismeans that the system clock has to be used in the FlexModel VERA interface. Touse the system clock, the model constructor must leave out the clk_path argumentand default to the system clock(new(InstName, “”))If a direct connection to the HDL clock is desired you must use the –vera_dbindswitch and specify the full path to the clock. The VERA interface then uses thesignal_connect function to perform dynamic binding.The model’s VERA interface will issue a warning, informing you that you havespecified a clock instead of using the default system clock. This warning can beswitched off by compiling the flexmodel_pkg.vr file with the -DNO_WARNINGpreprocessor flag.3. Create a file for VERA to load at runtime.This step assumes that the vro files are in the current working directory. You need tocreate a file that looks like the following example. The file name for this examplefile is files_to_load:./lstmodel.vro./swiftmodel.vro./flexmodel_pkg.vro./model_pkg.vro./testbench.vroFor more information, refer to the documentation on vera_mload in the VERA UserGuide.4. Run the simv executableAdd the +vera_udf and +vera_mload switches, as shown in the following example:% simv +vera_udf=./vera_local.dl +vera_mload = files_to_load \+vera_finish_on_endNoteThe +vera_finish_on_end switch prevents your simulation from endingprematurely in cases where the VERA testbench completes before theVerilog testbench.October 6, 2003 Synopsys, Inc. 217
Page 1:
Simulator ConfigurationGuide for Sy
Page 4 and 5:
ContentsSimulator Configuration Gui
Page 6 and 7:
ContentsSimulator Configuration Gui
Page 8 and 9:
FiguresSimulator Configuration Guid
Page 10 and 11:
TablesSimulator Configuration Guide
Page 12 and 13:
PrefaceSimulator Configuration Guid
Page 14 and 15:
Page 16 and 17:
Page 18 and 19:
Chapter 1: Using Synopsys Models wi
Page 20 and 21:
Page 22 and 23:
Page 24 and 25:
Page 26 and 27:
Page 28 and 29:
Page 30 and 31:
Page 32 and 33:
Page 34 and 35:
Page 36 and 37:
Page 38 and 39:
Page 40 and 41:
Chapter 2: Using VCS with Synopsys
Page 42 and 43:
Page 44 and 45:
Page 46 and 47:
Page 48 and 49:
Page 50 and 51:
Page 52 and 53:
Page 54 and 55:
Page 56 and 57:
Page 58 and 59:
Page 60 and 61:
Chapter 3: Using ModelSim Verilog w
Page 62 and 63:
Page 64 and 65:
Page 66 and 67:
Page 68 and 69:
Page 70 and 71:
Page 72 and 73:
Page 74 and 75:
Chapter 4: Using ModelSim VHDL with
Page 76 and 77:
Page 78 and 79:
Page 80 and 81:
Page 82 and 83:
Page 84 and 85:
Page 86 and 87:
Page 88 and 89:
Page 90 and 91:
Chapter 5: Using NC-Verilog with Sy
Page 92 and 93:
Page 94 and 95:
Page 96 and 97:
Page 98 and 99:
Page 100 and 101:
Page 102 and 103:
Page 104 and 105:
Page 106 and 107:
Page 108 and 109:
Chapter 6: Using NC-VHDL with Synop
Page 110 and 111:
Page 112 and 113:
Page 114 and 115:
Page 116 and 117:
Page 118 and 119:
Page 120 and 121:
Page 122 and 123:
Page 124 and 125:
Chapter 7: Using QuickSim II with S
Page 126 and 127:
Page 128 and 129:
Page 130 and 131:
Page 132 and 133:
Page 134 and 135:
Page 136 and 137:
Page 138 and 139:
Page 140 and 141:
Page 142 and 143:
Page 144 and 145:
Page 146 and 147:
Page 148 and 149:
Page 150 and 151:
Page 152 and 153:
Page 154 and 155:
Page 156 and 157:
Page 158 and 159:
Page 160 and 161:
Page 162 and 163:
Page 164 and 165:
Page 166 and 167: Chapter 7: Using QuickSim II with S
Page 174 and 175: .Chapter 7: Using QuickSim II with
Page 192 and 193: Chapter 8: Using Scirocco with Syno
Page 208 and 209: Chapter 9: Using VERA with Synopsys
Page 262 and 263: Chapter 10: Using SystemC with Syno
Page 264 and 265: Chapter 10: Using SystemC with Syno
Page 266 and 267:
Chapter 10: Using SystemC with Syno
Page 268 and 269:
Appendix A: Using LMTV with Synopsy
Page 270 and 271:
Page 272 and 273:
Page 274 and 275:
Page 276 and 277:
Page 278 and 279:
Page 280 and 281:
Page 282 and 283:
Appendix B: Using Custom Memory Mod
Page 284 and 285:
Page 286 and 287:
Page 288 and 289:
Page 290 and 291:
Page 292 and 293:
Page 294 and 295:
Page 296 and 297:
Page 298 and 299:
Page 300 and 301:
Page 302 and 303:
IndexSimulator Configuration Guide$
Page 304 and 305:
IndexSimulator Configuration Guidef
Page 306 and 307:
IndexSimulator Configuration GuideL
Page 308 and 309:
IndexSimulator Configuration GuideQ
Page 310 and 311:
IndexSimulator Configuration GuideS
show all

Simulator Configuration Guide for Synopsys Models

Create successful ePaper yourself

Delete template?

Save as template?