12.07.2015 Views

Simulator Configuration Guide for Synopsys Models

Simulator Configuration Guide for Synopsys Models

Simulator Configuration Guide for Synopsys Models

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

Chapter 8: Using Scirocco with <strong>Synopsys</strong> <strong>Models</strong><strong>Simulator</strong> <strong>Configuration</strong> <strong>Guide</strong>Scirocco UtilitiesThe following hardware modeler simulator commands are supported in Scirocco.#lmsi list devices | idsYou can use the lmsi list devices command to list all hardware model instances bydevice name, and the lmsi list ids command to list all hardware model instances by idname. For example:# lmsi list devicesdevice name id# instance name loggingTILS299 0 /TB_TILS299/U0 Off# lmsi list idsid# device name instance name logging0 TILS299 /TB_TILS299/U0 OffYou can also log test vectors <strong>for</strong> the hardware model. To log by ID number, specify anid# and a filename. The extension .TST is appended to the vector file name. If no filename is specified, VSS writes to a file named device_name.id#.TST. For example:#lmsi logon id# filenameTo log vectors by instance name, specify an instance_name and filename. The extension.TST is appended to the output file name. For example:#lmsi logon instance_name filenameTo log vectors <strong>for</strong> all hardware model device instances, specify all. A log file is created<strong>for</strong> each instance. The output files are named device_name.id#.TST. For example:#lmsi logon allTo turn off vector logging, replace logon with logoff and omit the file name in the aboveexamples.VHDL Model Generics with SciroccoYou can also control hardware model behavior using VHDL generics in your hardwaremodel instantiations. The nawk script on page 204 creates VHDL wrappers <strong>for</strong>hardware models with these VHDL generics set to values that are reasonable <strong>for</strong> mostsimulations. However, you can modify the values of the VHDL generics in yourmodel.vhd files to suit your verification needs. For more in<strong>for</strong>mation on supportedVHDL generics, refer to the <strong>Synopsys</strong> VHDL Simulation Interfaces Manual. Followingare descriptions of some of the most useful generics:202 <strong>Synopsys</strong>, Inc. October 6, 2003

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!