Simulator Configuration Guide for Synopsys Models

More documents

Recommendations

Info

Chapter 1: Using Synopsys Models with SimulatorsSimulator Configuration GuideAbout the ModelsSmartModels and FlexModels are binary behavioral models that connect to over 30commercial simulators through the SWIFT interface. If you are using a SWIFTsimulator that does not have a separate chapter devoted to it in this manual, refer to thischapter for the basic information needed to get the models working on your simulator.For information on SmartModel/FlexModel supported simulators, refer to theSmartModel Library Supported Platforms and Simulators Manual.DesignWare Memory Models are also binary behavioral models that support the SWIFTinterface. They can be used on several different popular simulators, all listed in thismanual.The hardware modeler uses real silicon in combination with specialized hardware andsoftware to represent the full functionality of modeled devices in your simulation. Itdoes not have a standard interface comparable to SWIFT. Hardware models are acombination of hardware and software, as follows:●The hardware consists of the actual silicon of the device being modeled, installed ona special-purpose Device Adapter and inserted into the hardware modeling system.● The software consists of a series of ASCII files containing Shell Software thatdescribes the device interface and initialization, along with optional informationsuch as timing delays, state tracking, and timing checks.For simulator-specific information about using hardware models, first see “UsingHardware Models with Different Simulators” on page 37 for an overview. Then consultthe appropriate simulator-specific chapter in this manual for detailed setup procedures.Using SmartModels with SWIFT SimulatorsSWIFT is a standard EDA event-level simulation interface developed by Synopsys. TheSWIFT interface enables multiple simulators with different requirements to use modelsfrom the same SmartModel Library. Each simulator provides a standard modelinterface that allows it to load the same SWIFT models.When the simulator encounters a SmartModel during simulation, it uses a set of SWIFTfunctions to create and configure the model, map to its ports, initialize it, and set its timeunits. The SWIFT interface also allows participating simulators to integrate theSmartModel Library into their particular framework, including application-specificmenus. For more information, refer to the documentation provided by your simulatorvendor.18 Synopsys, Inc. October 6, 2003
Simulator Configuration GuideChapter 1: Using Synopsys Models with SimulatorsSmartModel SWIFT ParametersSmartModel attributes or parameters are model-specific values needed by the simulatorto configure a model. You configure SmartModels when you instantiate them in yourdesign using these SWIFT parameters. This could take the form of Verilog defparams,VHDL generics, or symbol properties, depending on the simulator you are using. Fordetails, refer to the documentation for your simulator.Table 2 lists the SmartModel configuration parameters. All SmartModels require anInstanceName, TimingVersion, and DelayRange. In addition, some SmartModels need aMemoryFile or PCLFile attribute. FlexModels use a slightly different set of attributesfor configuration, described in “FlexModel SWIFT Parameters” on page 23.Table 2: SmartModel SWIFT ParametersParameter Name Used By DescriptionInstanceName All SmartModels Specifies an instance namefor a particular instance of aSmartModel. Used inmessages to indicate whichinstance is issuing themessage; also used in userdefinedtiming. Can be setby the simulator from thehierarchical name in theHDL description; or can beset using the InstanceNameproperty on the symbol.TimingVersion All SmartModels Specifies the timing versiona SmartModel instanceshould use when schedulingchanges on its outputs orchecking setup and holdtimes on its inputs.DelayRange All SmartModels Specifies a propagationdelay range for a particularinstance of a SmartModel.The allowed values are“min”. “typ”, and “max.”MemoryFileSmartModels with internalmemory such as RAMs,ROMs, and processorsand controllers that haveon-chip RAM or ROM.Specifies a memory imagefile (MIF) to load for aparticular instance of aSmartModel.October 6, 2003 Synopsys, Inc. 19
Page 1: Simulator ConfigurationGuide for Sy
Page 4 and 5: ContentsSimulator Configuration Gui
Page 6 and 7: ContentsSimulator Configuration Gui
Page 8 and 9: FiguresSimulator Configuration Guid
Page 10 and 11: TablesSimulator Configuration Guide
Page 12 and 13: PrefaceSimulator Configuration Guid
Page 20 and 21: Chapter 1: Using Synopsys Models wi
Page 40 and 41: Chapter 2: Using VCS with Synopsys
Page 60 and 61: Chapter 3: Using ModelSim Verilog w
Page 68 and 69:
Chapter 3: Using ModelSim Verilog w
Page 70 and 71:
Page 72 and 73:
Page 74 and 75:
Chapter 4: Using ModelSim VHDL with
Page 76 and 77:
Page 78 and 79:
Page 80 and 81:
Page 82 and 83:
Page 84 and 85:
Page 86 and 87:
Page 88 and 89:
Page 90 and 91:
Chapter 5: Using NC-Verilog with Sy
Page 92 and 93:
Page 94 and 95:
Page 96 and 97:
Page 98 and 99:
Page 100 and 101:
Page 102 and 103:
Page 104 and 105:
Page 106 and 107:
Page 108 and 109:
Chapter 6: Using NC-VHDL with Synop
Page 110 and 111:
Page 112 and 113:
Page 114 and 115:
Page 116 and 117:
Page 118 and 119:
Page 120 and 121:
Page 122 and 123:
Page 124 and 125:
Chapter 7: Using QuickSim II with S
Page 126 and 127:
Page 128 and 129:
Page 130 and 131:
Page 132 and 133:
Page 134 and 135:
Page 136 and 137:
Page 138 and 139:
Page 140 and 141:
Page 142 and 143:
Page 144 and 145:
Page 146 and 147:
Page 148 and 149:
Page 150 and 151:
Page 152 and 153:
Page 154 and 155:
Page 156 and 157:
Page 158 and 159:
Page 160 and 161:
Page 162 and 163:
Page 164 and 165:
Page 166 and 167:
Page 168 and 169:
Page 170 and 171:
Page 172 and 173:
Page 174 and 175:
.Chapter 7: Using QuickSim II with
Page 176 and 177:
Page 178 and 179:
Page 180 and 181:
Page 182 and 183:
Page 184 and 185:
Page 186 and 187:
Page 188 and 189:
Page 190 and 191:
Page 192 and 193:
Chapter 8: Using Scirocco with Syno
Page 194 and 195:
Page 196 and 197:
Page 198 and 199:
Page 200 and 201:
Page 202 and 203:
Page 204 and 205:
Page 206 and 207:
Page 208 and 209:
Chapter 9: Using VERA with Synopsys
Page 210 and 211:
Page 212 and 213:
Page 214 and 215:
Page 216 and 217:
Page 218 and 219:
Page 220 and 221:
Page 222 and 223:
Page 224 and 225:
Page 226 and 227:
Page 228 and 229:
Page 230 and 231:
Page 232 and 233:
Page 234 and 235:
Page 236 and 237:
Page 238 and 239:
Page 240 and 241:
Page 242 and 243:
Page 244 and 245:
Page 246 and 247:
Page 248 and 249:
Page 250 and 251:
Page 252 and 253:
Page 254 and 255:
Page 256 and 257:
Page 258 and 259:
Page 260 and 261:
Page 262 and 263:
Chapter 10: Using SystemC with Syno
Page 264 and 265:
Page 266 and 267:
Page 268 and 269:
Appendix A: Using LMTV with Synopsy
Page 270 and 271:
Page 272 and 273:
Page 274 and 275:
Page 276 and 277:
Page 278 and 279:
Page 280 and 281:
Page 282 and 283:
Appendix B: Using Custom Memory Mod
Page 284 and 285:
Page 286 and 287:
Page 288 and 289:
Page 290 and 291:
Page 292 and 293:
Page 294 and 295:
Page 296 and 297:
Page 298 and 299:
Page 300 and 301:
Page 302 and 303:
IndexSimulator Configuration Guide$
Page 304 and 305:
IndexSimulator Configuration Guidef
Page 306 and 307:
IndexSimulator Configuration GuideL
Page 308 and 309:
IndexSimulator Configuration GuideQ
Page 310 and 311:
IndexSimulator Configuration GuideS
show all

Simulator Configuration Guide for Synopsys Models

Create successful ePaper yourself

Delete template?

Save as template?